High Performance DIF-FFT Using Dissimilar Partitioned LUT Based Distributed Arithmetic

Real-time data processing systems utilize Digital Signal Processing (DSP) functions as the base modules. Most of the DSP functions involve the implementation of Fast Fourier Transform (FFT) to convert the signals from one domain to another domain. The major bottleneck of Decimation in frequency- Fas...

Full description

Bibliographic Details
Published in:	International Journal of Electronics and Telecommunications
Main Authors:	Kusma Kumari Cheepurupalli, Muntha Charan, Jammu Bhaskara Rao, Mahammad S. Noor
Format:	Article
Language:	English
Published:	Polish Academy of Sciences 2021-12-01
Subjects:	fast fourier transform adders distributed arithmetic dsp
Online Access:	https://journals.pan.pl/Content/121899/PDF/87_3277_Jammu_skl.pdf

Similar Items

Prepare Linear Distributions with Quantum Arithmetic Units
by: Junxu Li
Published: (2024-10-01)

Sparse Matrix-Vector Multiplication Based on Online Arithmetic
by: Sahar Moradi Cherati, et al.
Published: (2024-01-01)

ALUSGDI: Low power arithmetic logic unit based sliced processor using GDI and MGDI
by: N. Subbulakshmi, et al.
Published: (2023-08-01)

A PROPOSED METHOD OF IMPLEMENTATION OF AN OPTIMAL FAST AND VERY LOW COST ADDER BY USING XILINX FPGA
by: w.a Mahmoud, et al.
Published: (2003-06-01)

Approximate Full-Adders: A Comprehensive Analysis
by: Ettore Napoli, et al.
Published: (2024-01-01)

Low‐power fast Fourier transform hardware architecture combining a split‐radix butterfly and efficient adder compressors
by: Guilherme Ferreira, et al.
Published: (2021-05-01)

Multiple-Input Floating-Point Adders: A Comprehensive Review
by: Sami Ul Haq, et al.
Published: (2025-01-01)

Teaching methods of arithmetics basics in different countries
by: Inga Žilinskienė, et al.
Published: (2008-12-01)

Some new arithmetic functions
by: József Sándor, et al.
Published: (2024-12-01)

High-Capacity Data Processing with FPGA-Based Multiplication Algorithms and the Design of a High-Speed LUT Multiplier
by: Kenan Baysal, et al.
Published: (2023-12-01)

Arithmetic continuity in cone metric space
by: Taja Yaying
Published: (2020-12-01)

DESIGN OF FFT ARCHITECTURE USING KOGGE STONE ADDER
by: Rambabu Nusullapalli, et al.
Published: (2018-12-01)

Design of High Speed BCD Adder Using CMOS Technology
by: Abdelsalam Al Share, et al.
Published: (2023-01-01)

Is an interval the right result of arithmetic operations on intervals?
by: Piegat Andrzej, et al.
Published: (2017-09-01)

A Hybrid Forward/Reverse Converter in Reversible Logic to Reduce Hardware Complexity of Residual Number System
by: Ailin Asadpour, et al.
Published: (2024-05-01)

GDI based full adders for energy efficient arithmetic applications
by: Mohan Shoba, et al.
Published: (2016-03-01)

LOW COST APPROXIMATE ADDER SUBTRACTOR FOR FIR FILTER
by: W.A. Mahmou, et al.
Published: (2003-09-01)

Self-verified extension of affine arithmetic to arbitrary order
by: Giuseppe Bilotta
Published: (2008-05-01)

Design and Implementation of High-Speed Carry Look-Ahead Decimal Adder (CLDA) Using CMOS Technology
by: Abdelsalam Al Share, et al.
Published: (2025-01-01)

High-Speed and Energy-Efficient Carry Look-Ahead Adder
by: Padmanabhan Balasubramanian, et al.
Published: (2022-08-01)

Algorithm for 2D-Data array Addition Using Digit-Decomposition-Plane Representation
by: S. S. Alsheraidah, et al.
Published: (2007-01-01)

CNTFET-based digital arithmetic circuit designs in ternary logic with improved performance
by: Namineni Gireesh, et al.
Published: (2024-03-01)

On certain arithmetical products involving the divisors of an integer
by: József Sándor
Published: (2024-03-01)

Efficient Floating Point Arithmetic for Quantum Computers
by: Raphael Seidel, et al.
Published: (2022-01-01)

Wide word‐length carry‐select adder design using ripple carry and carry look‐ahead method based hybrid 4‐bit carry generator
by: Mehedi Hasan, et al.
Published: (2024-02-01)

A simplification to the fast FIR-FFT filtering technique in the DSP interpolation process for band-limited signals
by: Francisco Rubén Castillo Soria, et al.
Published: (2013-01-01)

A simplification to the fast FIR-FFT filtering technique in the DSP interpolation process for band-limited signals
by: Francisco Rubén Castillo Soria, et al.
Published: (2013-10-01)

Comprehensive study of 1-Bit full adder cells: review, performance comparison and scalability analysis
by: Mehedi Hasan, et al.
Published: (2021-05-01)

Design and implementation of FinFET and GnrFET based nano arithmetic logic unit
by: Samanthapudi Swathi, et al.
Published: (2025-09-01)

Optimized power and speed of Split-Radix, Radix-4 and Radix-2 FFT structures
by: Mahsa Shirzadian Gilan, et al.
Published: (2024-08-01)

Efficient Design of Reversible Adder and Multiplier Using Peres Gates
by: Premanand K. Kadbe, et al.
Published: (2024-10-01)

SERIAL ADDER BASED MULTIPLICATION AND ACCUMULATION UNIT (MAC)
by: Raj Mohan M, et al.
Published: (2017-06-01)

Design of Software Approach for Speeding up Addition Arithmetic Operation
by: Imad Matti Bakko
Published: (2013-03-01)

The Relationship between Working Memory and Arithmetic in Primary School Children: A Meta-Analysis
by: Yuxin Zhang, et al.
Published: (2022-12-01)

Analysis and Synthesis of Single-Bit Adders for Multi-Bit Adders with Sequential Transfers
by: Sakhybay Tynymbayev, et al.
Published: (2024-07-01)

Development of an arithmetic trainer kit for understanding the concepts of Binary Addition and Subtraction
by: Nur Aminah, et al.
Published: (2024-08-01)

Development of articulate storyline-based interactive learning media on arithmetic sequences and series
by: Ayustika Raudatul Jannah, et al.
Published: (2023-06-01)

The componential nature of arithmetical cognition: some important questions
by: Ann Dowker
Published: (2023-09-01)

Is finger-counting necessary for the development of arithmetic abilities?
by: Virginie eCrollen, et al.
Published: (2011-09-01)

A generalization of arithmetic derivative to p-adic fields and number fields
by: Brad Emmons, et al.
Published: (2024-05-01)