Strategies for Performance and Quality Improvement of Hardware Verification and Synthesis Algorithms
According to Moore's law, Integrated Chips (IC) doubles its capacity every 18 months. This causes an exponential increase of the available area, and hence,the complexity of modern digital designs. This consistent enormous gross challenges different research areas in Electronic Design Automation...
Main Author: | Elbayoumi, Mahmoud Atef Mahmoud Sayed |
---|---|
Other Authors: | Electrical and Computer Engineering |
Format: | Others |
Published: |
Virginia Tech
2015
|
Subjects: | |
Online Access: | http://hdl.handle.net/10919/51221 |
Similar Items
-
Dominator-based Algorithms in Logic Synthesis and Verification
by: Krenz-Bååth, René
Published: (2007) -
SAT-based Verification for Analog and Mixed-signal Circuits
by: Deng, Yue
Published: (2012) -
Design Verification for Sequential Systems at Various Abstraction Levels
by: Zhang, Liang
Published: (2014) -
Graph dominators in logic synthesis and verification
by: Krenz, René
Published: (2004) -
Investigation of a CubeSat in Orbit Anomaly through Verification on Ground
by: Fabrizio Stesina, et al.
Published: (2020-04-01)