-
1“... and BiCMOS process.e performances have been measured. The relations between differ...”
Get full text
Others -
2“... designed and fabricated in a 0.8um CMOS process, is presented. The A/D...”
Get full text
Others -
3“... with the new compensation circuit is designed to 160 MHz. In CMOS process, the most suitable photodiode which...”
Get full text
Others -
4“... and used in all kinds of circuits extensively. Developing the OPAMPs automatic design can speed up...”
Get full text
Others -
5“...碩士 === 國立交通大學 === 電子研究所 === 81 === In this thesis, two fully CMOS process compatible...”
Get full text
Others -
6“... in the design of high-speed analog-to-digital converters. In this thesis, new architectures for high-speed CMOS...”
Get full text
Others -
7“...博士 === 國立交通大學 === 電子研究所 === 83 === This thesis describes the design of high-performance data...”
Get full text
Others -
8“... of problem. Two chips are designed in this thesis to realize parallel processing of image...”
Get full text
Others -
9“.... These two proposed chips are fabricated in a standard 0.25um single-poly-five-metal (1P5M) CMOS process...”
Get full text
Others -
10“... of the parasitic lateral bipolar junction transistor in the CMOS process. Based on the device physic properties...”
Get full text
Others -
11“... with two different structures have been designed and fabricated by modified 0.8(m double...”
Get full text
Others -
12“...碩士 === 國立交通大學 === 電機資訊學院碩士在職專班 === 94 === In this thesis , the design of Indirect Transfer Wave...”
Get full text
Others -
13“... structure with ratio memory and the cellular nonlinear(neural) network universal machine are designed...”
Get full text
Others -
14“.... The structure can be designed without the need for the operational amplifiers with either high...”
Get full text
Others -
15“... and current minimum-maximum circuit for analogignal processing and analog computing...”
Get full text
Others -
16The analysis and design of CMOS imagers for low-dark-current and high-spectral-response applications“... cells fabricated in a 0.35 �慆 single-poly-triple-metal (1P3M) N-well CMOS process are designed by using...”
Get full text
Others -
17“...博士 === 國立交通大學 === 電子工程系所 === 93 === In this thesis, the design methodologies and implementation...”
Get full text
Others -
18“... amino groups on the particle surface are assembled onto Au NPs. Theoretically, the assembly process can...”
Get full text
Others -
19“... for strengthening the transmit power. A self-bias circuit is designed here to compensate the technique process...”
Get full text
Others -
20“... are designed and analyzed. The thesis is consist of three main parts: (1) the analysis and design...”
Get full text
Others
