Showing 1 - 20 results of 31 for search 'CIRCUIT ANALYSIS', query time: 1.06s Refine Results
  1. 1
    Functional timing analysis of VLSI circuits containing complex gates
    by Guntzel, Jose Luis Almada
    Published 2007
    Subjects: “...Design verification of VLSI circuits...”
    Get full text
    Others
  2. 2
    Functional timing analysis of VLSI circuits containing complex gates
    by Guntzel, Jose Luis Almada
    Published 2007
    Subjects: “...Design verification of VLSI circuits...”
    Get full text
    Others
  3. 3
    Functional timing analysis of VLSI circuits containing complex gates
    by Guntzel, Jose Luis Almada
    Published 2007
    Subjects: “...Design verification of VLSI circuits...”
    Get full text
    Others
  4. 4
    Automatic layout generation of static CMOS circuits targeting delay and power
    by Lazzari, Cristiano
    Published 2007
    “... proposta apresentada. === The evolution of integrated circuits technologies demands the development of new...”
    Get full text
    Others
  5. 5
    Automatic layout generation of static CMOS circuits targeting delay and power
    by Lazzari, Cristiano
    Published 2007
    “... proposta apresentada. === The evolution of integrated circuits technologies demands the development of new...”
    Get full text
    Others
  6. 6
    Automatic layout generation of static CMOS circuits targeting delay and power
    by Lazzari, Cristiano
    Published 2007
    “... proposta apresentada. === The evolution of integrated circuits technologies demands the development of new...”
    Get full text
    Others
  7. 7
    Electromigration aware cell design
    by Posser, Gracieli
    Published 2015
    Subjects: “...Circuit lifetime...”
    Get full text
    Others
  8. 8
    Electromigration aware cell design
    by Posser, Gracieli
    Published 2015
    Subjects: “...Circuit lifetime...”
    Get full text
    Others
  9. 9
    Electromigration aware cell design
    by Posser, Gracieli
    Published 2015
    Subjects: “...Circuit lifetime...”
    Get full text
    Others
  10. 10
    Ferramentas para simulação de falhas transientes
    Subjects: “...Integrated circuits...”
    Get full text
    Others
  11. 11
    Ferramentas para simulação de falhas transientes
    Subjects: “...Integrated circuits...”
    Get full text
    Others
  12. 12
    Ferramentas para simulação de falhas transientes
    Subjects: “...Integrated circuits...”
    Get full text
    Others
  13. 13
    Analysis of transistor sizing and folding effectiveness to mitigate soft errors
    by Assis, Thiago Rocha de
    Published 2011
    “... of the circuits. A 6T SRAM cell was modeled to evaluate transistor sizing and folding techniques and the results...”
    Get full text
    Others
  14. 14
    Analysis of transistor sizing and folding effectiveness to mitigate soft errors
    by Assis, Thiago Rocha de
    Published 2011
    “... of the circuits. A 6T SRAM cell was modeled to evaluate transistor sizing and folding techniques and the results...”
    Get full text
    Others
  15. 15
    Analysis of transistor sizing and folding effectiveness to mitigate soft errors
    by Assis, Thiago Rocha de
    Published 2011
    “... of the circuits. A 6T SRAM cell was modeled to evaluate transistor sizing and folding techniques and the results...”
    Get full text
    Others
  16. 16
    Timing vulnerability factor analysis in master-slave D flip-flops
    by Zimpeck, Alexandra Lackmann
    Published 2016
    “... of devices with ever decreasing load capacitances. This factor makes circuits more sensitive to environmental...”
    Get full text
    Others
  17. 17
    Timing vulnerability factor analysis in master-slave D flip-flops
    by Zimpeck, Alexandra Lackmann
    Published 2016
    “... of devices with ever decreasing load capacitances. This factor makes circuits more sensitive to environmental...”
    Get full text
    Others
  18. 18
    Timing vulnerability factor analysis in master-slave D flip-flops
    by Zimpeck, Alexandra Lackmann
    Published 2016
    “... of devices with ever decreasing load capacitances. This factor makes circuits more sensitive to environmental...”
    Get full text
    Others
  19. 19
    Verificação e otimização de atraso durante a síntese física de circuitos integrados CMOS
    by Santos, Cristiano Lopes dos
    Published 2009
    Subjects: “...Timing analysis...”
    Get full text
    Others
  20. 20
    Verificação e otimização de atraso durante a síntese física de circuitos integrados CMOS
    by Santos, Cristiano Lopes dos
    Published 2009
    Subjects: “...Timing analysis...”
    Get full text
    Others
Search Tools: Get RSS Feed — Email this Search