Dynamic Power Consumption In CMOS N Bit Full-Adder Circuit

This paper discusses power consumption in the full adder circuit using some fabrication technologies. Though many studies related to power consumption in the full adder circuit were performed, however, few investigations about the effect of the number of bits on the power consumption are addressed....

Full description

Bibliographic Details
Published in:	Engineering and Technology Journal
Main Authors:	Amal Hasan, Qusay Al-Doori
Format:	Article
Language:	English
Published:	Unviversity of Technology- Iraq 2021-05-01
Subjects:	cmos dynamic power full adder
Online Access:	https://etj.uotechnology.edu.iq/article_169339_875450b4f4e7d55df7ab2bb7e0c451b2.pdf

Similar Items

Analysis and Comparison in the Energy-Delay Space of Nanometer CMOS One-Bit Full-Adders
by: Gianluca Giustolisi, et al.
Published: (2022-01-01)

Comprehensive study of 1-Bit full adder cells: review, performance comparison and scalability analysis
by: Mehedi Hasan, et al.
Published: (2021-05-01)

Design of low power high-speed full, swing 11T CNTFET adder
by: B. Anjaneyulu, et al.
Published: (2024-06-01)

Design of Low Power Single-Bit Full-Adder Cell Based on Pass-Transistor Logic
by: Mehdi Sayyaf, et al.
Published: (2024-02-01)

Low Latency and Power Efficient Reversible Full Adder based on Toffoli Gates
by: Seyedeh Fatemeh Deymad, et al.
Published: (2025-04-01)

Analysis and Synthesis of Single-Bit Adders for Multi-Bit Adders with Sequential Transfers
by: Sakhybay Tynymbayev, et al.
Published: (2024-07-01)

LOW POWER CIRCUIT FOR BRENT-KUNG ADDER BASED ON ADIABATIC LOGIC
by: Dhasarathan S
Published: (2018-06-01)

Approximate Full-Adders: A Comprehensive Analysis
by: Ettore Napoli, et al.
Published: (2024-01-01)

Design of Low Power Full-Adder Circuit using Quantum-dot Cellular Automata
by: Faezeh Motalebi, et al.
Published: (2022-03-01)

Design and analysis of hybrid 10T adder for low power applications
by: D. Srinivas, et al.
Published: (2023-12-01)

Design of High Speed BCD Adder Using CMOS Technology
by: Abdelsalam Al Share, et al.
Published: (2023-01-01)

Design of ternary full-adder and full-subtractor using pseudo NCNTFETs
by: SV RatanKumar, et al.
Published: (2023-12-01)

Design of n-Bit Adder without Applying Binary to Quaternary Conversion
by: Walaa Khalaf, et al.
Published: (2019-03-01)

Fault correcting adder design for low power applications
by: Pritty
Published: (2024-11-01)

LHCA: a new low-power, high-speed carry skip adder using hybrid memristor-MOS logic
by: Ramesh Kumar, et al.
Published: (2025-05-01)

Optimized design and performance analysis of novel comparator and full adder in nanoscale
by: Md. Abdullah-Al-Shafi, et al.
Published: (2016-12-01)

Two novel low-power and high-speed dynamic carbon nanotube full-adder cells
by: Eshghi Mohammad, et al.
Published: (2011-01-01)

GDI based full adders for energy efficient arithmetic applications
by: Mohan Shoba, et al.
Published: (2016-03-01)

Feasibility of Cascadable Plasmonic Full Adder
by: Mitsuo Fukuda, et al.
Published: (2019-01-01)

CNTFET-Based Design of a High-Efficient Full Adder Using XOR Logic
by: Seyedehsomayeh Hatefinasab
Published: (2016-12-01)

Design and Implementation of High-Speed Carry Look-Ahead Decimal Adder (CLDA) Using CMOS Technology
by: Abdelsalam Al Share, et al.
Published: (2025-01-01)

A Novel Full Subtractor /Full Adder Design in Quantum Cellular Automata
by: Mostafa Sadeghi, et al.
Published: (2024-02-01)

Stateful Full Adder Using Silicon Diodes
by: Jaemin Son, et al.
Published: (2025-06-01)

High-performance full adder design based on SRPL
by: Jin-liang HAN, et al.
Published: (2020-08-01)

Design and Implementation of Novel Efficient Full Adder/Subtractor Circuits Based on Quantum-Dot Cellular Automata Technology
by: Mohsen Vahabi, et al.
Published: (2021-09-01)

Modified Level Restorers Using Current Sink and Current Source Inverter Structures for BBL-PT Full Adder
by: V. R. Tirumalasetty, et al.
Published: (2012-12-01)

Tolerant and low power subtractor with 4:2 compressor and a new TG‐PTL‐float full adder cell
by: Ayoub Sadeghi, et al.
Published: (2022-09-01)

A high‐performance full swing 1‐bit hybrid full adder cell
by: Shahbaz Hussain, et al.
Published: (2022-05-01)

MINI Logic 1-Bit Adder: A Comparison with Hybrid NMOS-Memristor-Logic Styles Using Ta2O5/Al2O3 Based RRAM Device
by: NITHYA, N., et al.
Published: (2024-08-01)

Wide word‐length carry‐select adder design using ripple carry and carry look‐ahead method based hybrid 4‐bit carry generator
by: Mehedi Hasan, et al.
Published: (2024-02-01)

Performance analysis of full adder and full subtractor using quantum-dot cellular automata
by: Ritesh Kumar Jaiswal, et al.
Published: (2023-12-01)

CNTFET Based Pseudo Ternary Adder Design and Simulation
by: Mousa Yousefi, et al.
Published: (2022-12-01)

A Novel High-Speed and Low-PDP Approximate Full Adder Cell for Image Blending
by: Seyed Hossein Shahrokhi, et al.
Published: (2023-06-01)

High-Speed Current-Mode Full-Adder with Carbon Nanotube Technology
by: Mehdi Habibollahi, et al.
Published: (2024-04-01)

Analysis of Logic-in-Memory Full Adder Circuit With Floating Gate Field Effect Transistor (FGFET)
by: Sueyeon Kim, et al.
Published: (2023-01-01)

Evaluation of Temperature, Disturbance and Noise Effect in Full Adders Based on GDI Method
by: Hashem Arfavi, et al.
Published: (2024-02-01)

A New Low Power, Area Efficient 4-bit Carry Look Ahead Adder in CNFET Technology
by: Ali Ghorbani, et al.
Published: (2022-03-01)

FPGA IMPLEMENTATION OF HYBRID ADDER
by: K. Bala Sindhuri, et al.
Published: (2025-03-01)

High Speed Capacitor-Inverter Based Carbon Nanotube Full Adder
by: Rashtian M, et al.
Published: (2010-01-01)

Ternary Full Adder Designs Employing Unary Operators and Ternary Multiplexers
by: Ramzi A. Jaber, et al.
Published: (2023-05-01)