Design Time Optimization for Hardware Watermarking Protection of HDL Designs

HDL-level design offers important advantages for the application of watermarking to IP cores, but its complexity also requires tools automating these watermarking algorithms. A new tool for signature distribution through combinational logic is proposed in this work. IPP@HDL, a previously proposed hi...

全面介紹

書目詳細資料

發表在:	The Scientific World Journal
Main Authors:	E. Castillo, D. P. Morales, A. García, L. Parrilla, E. Todorovich, U. Meyer-Baese
格式:	Article
語言:	英语
出版:	Wiley 2015-01-01
在線閱讀:	http://dx.doi.org/10.1155/2015/752969