Showing 41 - 54 results of 54 for search 'Huang, Shi-Yu', query time: 0.20s Refine Results
  1. 41
    A PPN Based 10T Sub-threshold SRAM Cell with Low Leakage and Differential Sensing
    by Lo, Cheng-Hung, 羅正鴻
    Published 2009
    Other Authors: “...Huang, Shi-Yu...”
    Get full text
    Others
  2. 42
    一個具有容忍工作週期之頻率偵測器且運用在每秒十二點五億位元的全數位時脈與數據恢復電路
    by Chiang, Tung-Lin, 江東霖
    Published 2010
    Other Authors: “...Huang, Shi-Yu...”
    Get full text
    Others
  3. 43
    採用 SIFT 演算法之高效能影像特徵點擷取硬體設計
    by Huang, Feng-Cheng, 黃峰誠
    Published 2011
    Other Authors: “...Huang, Shi-Yu...”
    Get full text
    Others
  4. 44
    以標準細胞原件庫設計之記憶體時序量測電路
    by Chang, Yi-Chung, 張譯中
    Published 2011
    Other Authors: “...Huang, Shi-Yu...”
    Get full text
    Others
  5. 45
    A Scalable Global-Ring Based Architecture Supporting Parametric Fault Testing for Any-Bond TSVs
    by Zeng, Zeng-Fu, 曾增馥
    Published 2014
    Other Authors: “...Huang, Shi-Yu...”
    Get full text
    Others
  6. 46
    A Programmable Wide-Range Phase Shifter with Temperature Tracking for the Timing Control of Pulsed Radar SoC
    by Liao, Yun-Jia, 廖允嘉
    Published 2015
    Other Authors: “...Huang, Shi-Yu...”
    Get full text
    Others
  7. 47
    Architecture and Method for Testing Power-Delivery TSVs in 3D-ICs
    by Li, Hua-Xuan, 李驊軒
    Published 2015
    Other Authors: “...Huang, Shi-Yu...”
    Get full text
    Others
  8. 48
    Monitor the Delay of Long Interconnect via Distributed TDC
    by Tsai, Meng Ting, 蔡孟庭
    Published 2015
    Other Authors: “...Huang, Shi Yu...”
    Get full text
    Others
  9. 49
    Design for Monitoring the Rise Times and Fall Times of Sampled Signals in Logic Circuits
    by Huang,Kuan Chen, 黃冠禎
    Published 2015
    Other Authors: “...Huang,Shi Yu...”
    Get full text
    Others
  10. 50
    1-4GHz DLL-Based High Speed Clock Generator
    by Chu, Shao-Cheng, 朱劭正
    Published 2014
    Other Authors: “...Huang, Shi-Yu...”
    Get full text
    Others
  11. 51
    Parameterized Cell-Based All-Digital Delay-Locked-Loop (ADDLL) Architecture and Its Compiler to Support Easy Process Migration
    by Huang, Pei Ching, 黃沛擎
    Published 2016
    Other Authors: “...Huang, Shi Yu...”
    Get full text
    Others
  12. 52
    Online Slack-Time Binning for IO-Registered Die-to-Die Interconnects
    by Zheng, Chih Chieh, 鄭至捷
    Published 2016
    Other Authors: “...Huang, Shi Yu...”
    Get full text
    Others
  13. 53
    Temperature-Aware Online Testing of Power-Delivery TSVs in 3D-ICs
    by Fu, Hua Cheng, 傅華政
    Published 2015
    Other Authors: “...Huang, Shi Yu...”
    Get full text
    Others
  14. 54
    Explicit Testing of Small Clock Delay Fault
    by Yang, Shao-Fu, 楊少輔
    Published 2015
    Other Authors: “...Huang, Shi-Yu...”
    Get full text
    Others
Search Tools: Get RSS Feed — Email this Search