Showing 1 - 20 results of 61 for search 'Rung-Bin Lin', query time: 0.08s Refine Results
  1. 1
    Synergizing Standard Cell Layout Reengineering and Placement Refinement for Pin Access Optimization
    by Cheng-Wei Tai, 戴正威
    Published 2018
    Other Authors: “...Rung-Bin Lin...”
    Get full text
    Others
  2. 2
    Designing and Benchmarking of Double-Row Height Standard Cells
    by Yu-Xiang Chiang, 江宇翔
    Published 2018
    Other Authors: “...Rung-Bin Lin...”
    Get full text
    Others
  3. 3
    I/O Pin Design of Standard Cells for Sufficient Accessibility
    by Shang-Rong Fang, 方上榕
    Published 2018
    Other Authors: “...Rung-Bin Lin...”
    Get full text
    Others
  4. 4
    An SAT Approach to Routing of 15nmStandard Cells
    by Yu-Ting Zhang, 張郁婷
    Published 2016
    Other Authors: “...Rung-Bin Lin...”
    Get full text
    Others
  5. 5
    Standard Cell Like Via-Configurable Look-Up-Table Design for Structured ASICs
    by Hou-Yu Pang, 逄皓宇
    Published 2008
    Other Authors: “...Rung-Bin Lin...”
    Get full text
    Others
  6. 6
    Co-development of Cell Library and Router for Double-via Insertion
    by Yu-Hsiang Chen, 陳有祥
    Published 2008
    Other Authors: “...Rung-Bin Lin...”
    Get full text
    Others
  7. 7
    A new Algorithm for Finding Lowest-Leakage-Power State
    by Ja-Shong Fang, 方嘉崧
    Published 2003
    Other Authors: “...Rung-Bin Lin...”
    Get full text
    Others
  8. 8
    Setting the Threshold of a Quad Tree for Geometric Objects
    by Pao-Hsing Chuang, 莊寶興
    Published 2003
    Other Authors: “...Rung-Bin Lin...”
    Get full text
    Others
  9. 9
    Issues on Coupling-Aware Static Timing Analysis
    by Hsiao-Fen Wu, 吳曉芬
    Published 2003
    Other Authors: “...Rung-Bin Lin...”
    Get full text
    Others
  10. 10
    An Improved Congestion-Driven Global Router with Cross Point Assignment
    by Ya-Chi Chang, 張雅琪
    Published 2003
    Other Authors: “...Rung-Bin Lin...”
    Get full text
    Others
  11. 11
    Constrained Via Minimization for Multilayer Interconnections with Stack Vias
    by Shu-Yu Chen, 陳淑瑜
    Published 2003
    Other Authors: “...Rung-Bin Lin...”
    Get full text
    Others
  12. 12
    Design and Implementation of a Compatible ARM7TDMI Microprocessor
    Other Authors: “...Rung-Bin Lin...”
    Get full text
    Others
  13. 13
    Functional Verification of a Compatible ARM7TDMI Microprocessor
    by Tsai-Min Chiagn, 江在民
    Published 1999
    Other Authors: “...Rung-Bin Lin...”
    Get full text
    Others
  14. 14
    Generation of Synthetic Logic Networks for CAD Tool Development
    by Jen-Yan Shiu, 徐禎堯
    Published 2001
    Other Authors: “...Rung-Bin Lin...”
    Get full text
    Others
  15. 15
    A Post Placement Routability Analyzer
    by Yong-Jie Lin, 林詠捷
    Published 2001
    Other Authors: “...Rung-Bin Lin...”
    Get full text
    Others
  16. 16
    A Timing-Driven Multilayer Global Router
    by Liang-Chia Cheng, 鄭良加
    Published 2001
    Other Authors: “...Rung-Bin Lin...”
    Get full text
    Others
  17. 17
    Development of a Compiler for ARM7TDMI Microprocessors
    by Xiao-Long Wu, 吳曉龍
    Published 2001
    Other Authors: “...Rung-Bin Lin...”
    Get full text
    Others
  18. 18
    Test Data Compression for Scan-Based Designs
    by Lung-Jen Lee, 李隆仁
    Published 2010
    Other Authors: “...Rung-Bin Lin...”
    Get full text
    Others
  19. 19
    Clock Gating Optimization with Delay-Matching Cells
    by Shih-Jung Hsu, 徐世榮
    Published 2010
    Other Authors: “...Rung-Bin Lin...”
    Get full text
    Others
  20. 20
    Standard-cell-like Via-configurable Structured ASIC for Mask Cost Reduction
    Other Authors: “...Rung-BinLin...”
    Get full text
    Others
Search Tools: Get RSS Feed — Email this Search