A 4-4.8GHz Adaptive Bandwidth, Adaptive Jitter Phase Locked Loop
A low power, low phase noise adaptive bandwidth phase locked loop is presented in this paper. The proposed structure benefits from a novel lock status monitor unit (LSMU) that determines loop operation and loop bandwidth. The loop filter resistance and charge pump current are inversely proportional...
Main Author: | H. E. Taheri |
---|---|
Format: | Article |
Language: | English |
Published: |
D. G. Pylarinos
2017-04-01
|
Series: | Engineering, Technology & Applied Science Research |
Subjects: | |
Online Access: | https://etasr.com/index.php/ETASR/article/view/1099 |
Similar Items
-
A 4-4.8GHz Adaptive Bandwidth, Adaptive Jitter Phase Locked Loop
by: H. E. Taheri
Published: (2017-04-01) -
A DIGITAL INTEGRATOR FOR AN S-BAND HIGH-SPEED FREQUENCY-HOPPING PHASE-LOCKED LOOP
by: Holtzman, Melinda, et al.
Published: (2003) -
New Nonlinear Second-Order Phase-Locked Loop with Adaptive Bandwidth Regulation
by: Lei Zhao, et al.
Published: (2018-11-01) -
A Ku-Band Fractional-<i>N</i> Frequency Synthesizer with Adaptive Loop Bandwidth Control
by: Youming Zhang, et al.
Published: (2021-01-01) -
A 1.5 V, 2.4 GHz monolithic CMOS sub-integer-N frequency synthesizer for WLAN application.
Published: (2011)