Formal Verification of Three-Valued Digital Waveforms
We investigate a formal verification problem (mathematically rigorous correctness checking) for digital waveforms used in practical development of digital microelectronic devices (digital circuits) at early design stages. According to modern methodologies, a digital circuit design starts at high abs...
Main Authors: | Nina Yu. Kutsak, Vladislav V. Podymov |
---|---|
Format: | Article |
Language: | English |
Published: |
Yaroslavl State University
2019-09-01
|
Series: | Modelirovanie i Analiz Informacionnyh Sistem |
Subjects: | |
Online Access: | https://www.mais-journal.ru/jour/article/view/1227 |
Similar Items
-
Formal Verification Methodologies for NULL Convention Logic Circuits
by: Le, Son Ngoc
Published: (2021) -
Formal Verification Methodology for Asynchronous Sleep Convention Logic Circuits Based on Equivalence Verification
by: Hossain, Mousam
Published: (2020) -
A system for deduction-based formal verification of workflow-oriented software models
by: Klimek Radosław
Published: (2014-12-01) -
Contributions to formalisms for the specification and verification of quantitative properties
by: Mazzocchi, Nicolas
Published: (2020) -
Temporal Logic for Programmable Logic Controllers
by: Natalia Olegovna Garanina, et al.
Published: (2020-12-01)