Low-Power Pedestrian Detection System on FPGA

• Main Authors: Vinh Ngo, David Castells-Rufas, Arnau Casadevall, Marc Codina, Jordi Carrabina
• Format: Article
• Language: English
• Published: MDPI AG 2019-11-01
• Series: Proceedings
• Subjects: fpga; hog extractor; pedestrian detection; accelerator; low power
• Online Access: https://www.mdpi.com/2504-3900/31/1/35

Pedestrian detection is one of the key problems in the emerging self-driving car industry. In addition, the Histogram of Gradients (HOG) algorithm proved to provide good accuracy for pedestrian detection. Many research works focused on accelerating HOG algorithm on FPGA (Field-Programmable Gate Array) due to its low-power and high-throughput characteristics. In this paper, we present an energy-efficient HOG-based implementation for pedestrian detection system on a low-cost FPGA system-on-chip platform. The hardware accelerator implements the HOG computation and the Support Vector Machine classifier, the rest of the algorithm is mapped to software in the embedded processor. The hardware runs at 50 Mhz (lower frequency than previous works), thus achieving the best pixels processed per clock and the lower power design.