Differential Read/Write 7T SRAM With Bit-Interleaved Structure for Near-Threshold Operation
Near-threshold voltage (<inline-formula> <tex-math notation="LaTeX">$V_{th}$ </tex-math></inline-formula>) operation is an effective method for lowering energy consumption. However, it increases the impact of <inline-formula> <tex-math notation="LaTeX&...
Main Authors: | Ji Sang Oh, Juhyun Park, Keonhee Cho, Tae Woo Oh, Seong-Ook Jung |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2021-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/9415630/ |
Similar Items
-
A bit-interleaving 12T bitcell with built-in write-assist for sub-threshold SRAM
by: Qiao, S., et al.
Published: (2022) -
Analyzing Sub-Threshold Bitcell Topologies and the Effects of Assist Methods on SRAM V<sub>MIN</sub>
by: James Boley, et al.
Published: (2012-04-01) -
Channel Length Biasing for Improving Read Margin of the 8T SRAM at Near Threshold Operation
by: Ik Joon Chang, et al.
Published: (2019-05-01) -
An Ultra-Low Energy Subthreshold SRAM Bitcell for Energy Constrained Biomedical Applications
by: Arijit Banerjee, et al.
Published: (2014-05-01) -
Exploiting Read/Write Asymmetry to Achieve Opportunistic SRAM Voltage Switching in Dual-Supply Near-Threshold Processors
by: Yunfei Gu, et al.
Published: (2018-08-01)