Enabling Packet Classification with Low Update Latency for SDN Switch on FPGA

• Main Authors: Chenglong Li, Tao Li, Junnan Li, Zilin Shi, Baosheng Wang
• Format: Article
• Language: English
• Published: MDPI AG 2020-04-01
• Series: Sustainability
• Subjects: SDN switch; Packet Classification; update latency; Bit-Vector; FPGA
• Online Access: https://www.mdpi.com/2071-1050/12/8/3068

Field Programmable Gate Array (FPGA) is widely used in real-time network processing such as Software-Defined Networking (SDN) switch due to high performance and programmability. Bit-Vector (BV)-based approaches can implement high-performance multi-field packet classification, on FPGA, which is the core function of the SDN switch. However, the SDN switch requires not only high performance but also low update latency to avoid controller failure. Unfortunately, the update latency of BV-based approaches is inversely proportional to the number of rules, which means can hardly support the SDN switch effectively. It is reasonable to split the ruleset into sub-rulesets that can be performed in parallel, thereby reducing update latency. We thus present SplitBV for the efficient update by using several distinguishable exact-bits to split the ruleset. SplitBV consists of a constrained recursive algorithm for selecting the bit positions that can minimize the latency and a hybrid lookup pipeline. It can achieve a significant reduction in update latency with negligible memory growth and comparable high performance. We implement SplitBV and evaluate its performance by simulation and FPGA prototype. Experimental results show that our approach can reduce 73% and 36% update latency on average for synthetic 5-tuple rules and OpenFlow rules respectively.