Enabling Packet Classification with Low Update Latency for SDN Switch on FPGA
Field Programmable Gate Array (FPGA) is widely used in real-time network processing such as Software-Defined Networking (SDN) switch due to high performance and programmability. Bit-Vector (BV)-based approaches can implement high-performance multi-field packet classification, on FPGA, which is the c...
Main Authors: | Chenglong Li, Tao Li, Junnan Li, Zilin Shi, Baosheng Wang |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2020-04-01
|
Series: | Sustainability |
Subjects: | |
Online Access: | https://www.mdpi.com/2071-1050/12/8/3068 |
Similar Items
-
ITOC: An Improved Trie-Based Algorithm for Online Packet Classification
by: Yifei Li, et al.
Published: (2021-09-01) -
Memory Optimization for Bit-Vector-Based Packet Classification on FPGA
by: Chenglong Li, et al.
Published: (2019-10-01) -
An Adaptive and Lightweight Update Mechanism for SDN
by: Changhe Yu, et al.
Published: (2019-01-01) -
Design and Implementation of CPU & FPGA Co-Design Tester for SDN Switches
by: Yue Jiang, et al.
Published: (2019-08-01) -
Updating Data-Center Network With Ultra-Low Latency Data Plane
by: Chengyuan Huang, et al.
Published: (2020-01-01)