Memory Optimization for Bit-Vector-Based Packet Classification on FPGA
High-performance packet classification algorithms have been widely studied during the past decade. Bit-Vector-based algorithms proposed for FPGA can achieve very high throughput by decomposing rules delicately. However, the relatively large memory resources consumption severely hinders applications...
Main Authors: | Chenglong Li, Tao Li, Junnan Li, Dagang Li, Hui Yang, Baosheng Wang |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2019-10-01
|
Series: | Electronics |
Subjects: | |
Online Access: | https://www.mdpi.com/2079-9292/8/10/1159 |
Similar Items
-
Enabling Packet Classification with Low Update Latency for SDN Switch on FPGA
by: Chenglong Li, et al.
Published: (2020-04-01) -
MsBV: A Memory Compression Scheme for Bit-Vector-Based Classification Lookup Tables
by: Zilin Shi, et al.
Published: (2020-01-01) -
CONFIGURATION BIT STREAM GENERATION FOR THE MT-FPGA & ARCHITECTURAL ENHANCEMENTS FOR ARITHMETIC IMPLEMENTATIONS
by: SAPRE, VISHAL
Published: (2005) -
Throughput Performance of CDMA Slotted ALOHA Systems Based on Average Packet Success Probability Considering Bit-to-Bit Dependence
by: Saito, Masato, et al.
Published: (2001) -
FPGA Realization of Two-DimensionalWavelet and Wavelet Packet Transform
by: Mohammed N. Al-Turfi, et al.
Published: (2005-01-01)