The design of scalar AES Instruction Set Extensions for RISC-V
Secure, efficient execution of AES is an essential requirement on most computing platforms. Dedicated Instruction Set Extensions (ISEs) are often included for this purpose. RISC-V is a (relatively) new ISA that lacks such a standardized ISE. We survey the state-of-the-art industrial and academic IS...
Main Authors: | Ben Marshall, G. Richard Newell, Dan Page, Markku-Juhani O. Saarinen, Claire Wolf |
---|---|
Format: | Article |
Language: | English |
Published: |
Ruhr-Universität Bochum
2020-12-01
|
Series: | Transactions on Cryptographic Hardware and Embedded Systems |
Subjects: | |
Online Access: | https://tches.iacr.org/index.php/TCHES/article/view/8729 |
Similar Items
-
The design of scalar AES Instruction Set Extensions for RISC-V
by: Ben Marshall, et al.
Published: (2020-12-01) -
An Instruction Set Extension to Support Software-Based Masking
by: Si Gao, et al.
Published: (2021-08-01) -
Fixslicing AES-like Ciphers
by: Alexandre Adomnicai, et al.
Published: (2020-12-01) -
Fixslicing AES-like Ciphers
by: Alexandre Adomnicai, et al.
Published: (2020-12-01) -
Audio Denoising Coprocessor Based on RISC-V Custom Instruction Set Extension
by: Li, J., et al.
Published: (2022)