Hardware in the Loop Real-time Simulation for the Associated Discrete Circuit Modeling Optimization Method of Power Converters

• Main Authors: Xizheng Guo, Jiaqi Yuan, Yiguo Tang, Xiaojie You
• Format: Article
• Language: English
• Published: MDPI AG 2018-11-01
• Series: Energies
• Subjects: hardware in the loop real-time simulation; associated discrete circuit; field-programmable gate arrays resource optimization; time step; bit-length; model precision
• Online Access: https://www.mdpi.com/1996-1073/11/11/3237

Due to the complicated circuit topology and high switching frequency, field-programmable gate arrays (FPGA) can stand up to the challenges for the hardware in the loop (HIL) real-time simulation of power electronics converters. The Associated Discrete Circuit (ADC) modeling method, which has a fixed admittance matrix, greatly reduces the computation cost for FPGA. However, the oscillations introduced by the switch-equivalent model reduces the simulation accuracy. In this paper, firstly, a novel algorithm is proposed to determine the optimal discrete-time switch admittance parameter, <i>Gs</i>, which is obtained by minimizing the switching loss. Secondly, the FPGA resource optimization method, in which the simulation time step, bit-length, and model precision are taken into consideration, is presented when the power electronics converter is implemented in FPGA. Finally, the above method is validated on the topology of a three-phase inverter with LC filters. The HIL simulation and practicality experiments verify the effect of FPGA resource optimization and the validity of the ADC modeling method, respectively.