DESIGN AND ANALYSIS OF LOW POWER MULTIPLY AND ACCUMULATE UNIT USING PIXEL PROPERTIES REUSABILITY TECHNIQUE FOR IMAGE PROCESSING SYSTEMS
The design of low power high performance Multiply and Accumulate (MAC) unit is presented in this paper. The power analysis for MAC unit is carried out for image filtering application exploiting insignificant bits in pixel values. The developed technique is found to reduce dynamic power consumption b...
Main Authors: | M. Madheswaran, S. Saravanan |
---|---|
Format: | Article |
Language: | English |
Published: |
ICT Academy of Tamil Nadu
2012-08-01
|
Series: | ICTACT Journal on Image and Video Processing |
Subjects: | |
Online Access: | http://ictactjournals.in/paper/IJIVP(Aug2012)_Vol3_Iss1_P3_459_466.pdf |
Similar Items
-
A Low Power Radix-4 Booth Multiplier With Pre-Encoded Mechanism
by: Yen-Jen Chang, et al.
Published: (2020-01-01) -
Design andImplementation of a Module Generator for Low Power Multipliers
by: Sun, Kaihong
Published: (2003) -
ERROR COMPENSATION TECHNIQUE FOR 90NM CMOS FIXED-WIDTH AND AREA EFFICIENT BOOTH ENCODING MULTIPLIER
by: S. Ravindrakumar, et al.
Published: (2019-10-01) -
An Energy-efficient 32-bit multiplier architecture in 90nm CMOS
by: Mehmood, Nasir
Published: (2006) -
Modified 32-Bit Shift-Add Multiplier Design for Low Power Application
by: R. Pinto
Published: (2020-12-01)