New Nonlinear Second-Order Phase-Locked Loop with Adaptive Bandwidth Regulation
Synchronization of large acquisition bandwidth brings great challenges to the traditional second-order phase-locked loop (PLL). To address the contradiction between acquisition bandwidth and noise suppression capability of the traditional PLL, a new second-order PLL coupled with a nonlinear element...
Main Authors: | Lei Zhao, Lei Shi, Congying Zhu |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2018-11-01
|
Series: | Electronics |
Subjects: | |
Online Access: | https://www.mdpi.com/2079-9292/7/12/346 |
Similar Items
-
A digital multiplying delay locked loop for high frequency clock generation
by: Uttarwar, Tushar
Published: (2011) -
A methodology for modeling noise and spurious responses in phase-locked loops
by: Thain, Walter E.,
Published: (2007) -
Analysis of first and second order binary quantized digital phase-locked loops for ideal and white Gaussian noise inputs
by: Blasche, Paul R.
Published: (1980) -
A Ku-Band Fractional-<i>N</i> Frequency Synthesizer with Adaptive Loop Bandwidth Control
by: Youming Zhang, et al.
Published: (2021-01-01) -
Semi-digital PLL architecture for ultra low bandwidth applications
by: George, Edmond (Edmond Fernandez)
Published: (2013)