Etching technique of high aspect ratio silicon trenches based on CMOS-MEMS process
Etching technique of deep silicon trenches with high aspect ratio is critical in improving integration and accuracy of Micro-Electro-Mechanical Systems(MEMS)sensor array and reducing the cost of it. To fabricate silicon isolation trenches with aspect ratio equaling to 25 μm/0.8 μm,we use and compare...
Main Authors: | Zhang Haihua, Lv Yufei, Lu Zhongxuan |
---|---|
Format: | Article |
Language: | zho |
Published: |
National Computer System Engineering Research Institute of China
2018-10-01
|
Series: | Dianzi Jishu Yingyong |
Subjects: | |
Online Access: | http://www.chinaaet.com/article/3000091705 |
Similar Items
-
The Fringe-Capacitance of Etching Holes for CMOS-MEMS
by: Yi-Ta Wang, et al.
Published: (2015-10-01) -
Resonant MEMS Pressure Sensor in 180 nm CMOS Technology Obtained by BEOL Isotropic Etching
by: Diana Mata-Hernandez, et al.
Published: (2020-10-01) -
In situ monitoring of reactive ion etching
using a surface micromachined integrated resonant sensor
by: Morris, Bryan George Oneal
Published: (2010) -
A Low-Cost CMOS-MEMS Piezoresistive Accelerometer with Large Proof Mass
by: Mohd Haris Md Khir, et al.
Published: (2011-08-01) -
Metasurface Fabrication by Cryogenic and Bosch Deep Reactive Ion Etching
by: Angela M. Baracu, et al.
Published: (2021-04-01)