Design and Simulation of a Nanoscale Threshold-Logic Multiplier
Multiplication is one of the most important operations in microprocessors and digital signal processing systems. Different multiplier architectures have been proposed in the literature. One of the most widely used architecture is the Wallace tree multiplier. This multiplier is known for its high spe...
| Main Authors: | , , , |
|---|---|
| Format: | Article |
| Language: | English |
| Published: |
UIKTEN
2019-05-01
|
| Series: | TEM Journal |
| Subjects: | |
| Online Access: | http://www.temjournal.com/content/82/TEMJournalMay2019_333_338.pdf |
| Summary: | Multiplication is one of the most important operations in microprocessors and digital signal processing systems. Different multiplier architectures have been proposed in the literature. One of the most widely used architecture is the Wallace tree multiplier. This multiplier is known for its high speed. However, it occupies a large area. In this paper, we used Threshold Logic Gates instead of conventional logic gates to reduce the area. The multiplier was designed in 65nm CMOS technology, and achieved 28% reduction in the number of transistors compared to the one with conventional logic gates. It also achieved a lower power-delay-product. |
|---|---|
| ISSN: | 2217-8309 2217-8333 |