Design and Simulation of a Nanoscale Threshold-Logic Multiplier
Multiplication is one of the most important operations in microprocessors and digital signal processing systems. Different multiplier architectures have been proposed in the literature. One of the most widely used architecture is the Wallace tree multiplier. This multiplier is known for its high spe...
Main Authors: | Mawahib Hussein Sulieman, Mariam Mahmoud, Remonda Raafat, Gehad Reda |
---|---|
Format: | Article |
Language: | English |
Published: |
UIKTEN
2019-05-01
|
Series: | TEM Journal |
Subjects: | |
Online Access: | http://www.temjournal.com/content/82/TEMJournalMay2019_333_338.pdf |
Similar Items
-
An improved implementation of hierarchy array multiplier using CslA adder and full swing GDI logic
by: Shoba Mohan, et al.
Published: (2017-06-01) -
Design, implementation and performance comparison of multiplier topologies in power-delay space
by: Mansi Jhamb, et al.
Published: (2016-03-01) -
64 x 64 Bit Multiplier Using Pass Logic
by: Thankachan, Shibi
Published: (2006) -
SCALABLE FAULT TOLERANT DESIGN METHODOLOGY FOR THRESHOLD LOGIC GATES
by: PALANISWAMY, ASHOK KUMAR
Published: (2009) -
Hybrid memristor-CMOS implementation of logic gates design using LTSpice
by: Al-Junid, S.A.M, et al.
Published: (2021)