A Comprehensive FPGA Reverse Engineering Tool-Chain: From Bitstream to RTL Code
As recently studied, field-programmable gate arrays (FPGAs) suffer from growing Hardware Trojan (HT) attacks, and many techniques, e.g., register-transfer level (RTL) code-based analyzing, have been presented to detect HTs on FPGAs. However, for most of the FPGA end users, they can only obtain bitst...
Main Authors: | Tao Zhang, Jian Wang, Shize Guo, Zhe Chen |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2019-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/8653869/ |
Similar Items
-
Recent Advances in FPGA Reverse Engineering
by: Hoyoung Yu, et al.
Published: (2018-10-01) -
Fast Logic Function Extraction of LUT from Bitstream in Xilinx FPGA
by: Soyeon Choi, et al.
Published: (2020-07-01) -
A hardware Trojan attack protection method for CGRCA configuration bitstream
by: Liu Min, et al.
Published: (2019-09-01) -
AN OBJECT ORIENTED FRAMEWORK FOR BITSTREAM GENERATION FOR MULTI-TECHNOLOGY FPGA CHIPS
by: BEMALKHEDKAR, KALYAN
Published: (2005) -
Accelerating Reverse Engineering Image Processing Using FPGA
by: Harris, Matthew Joshua
Published: (2019)