PERFORMANCE ANALYSIS OF ADIABATIC TECHNIQUES USING FULL ADDER FOR EFFICIENT POWER DISSIPATION
Adiabatic circuits are low power circuits, which deals with reversible logic that it stores the power and gives it back again. Currently Several Adiabatic techniques have been adopted for efficient power dissipation. The technique used to minimize power dissipation are Efficient Charge Recovery...
Main Authors: | C. Venkatesh, A. Mohanapriya, R. Sudha Anandhi |
---|---|
Format: | Article |
Language: | English |
Published: |
ICT Academy of Tamil Nadu
2018-04-01
|
Series: | ICTACT Journal on Microelectronics |
Subjects: | |
Online Access: | http://ictactjournals.in/paper/IJME_Vol_4_Iss_1_Paper_2_510_514.pdf |
Similar Items
-
LOW POWER CIRCUIT FOR BRENT-KUNG ADDER BASED ON ADIABATIC LOGIC
by: Dhasarathan S
Published: (2018-06-01) -
HIGH PERFORMANCE WALLACE TREE MULTIPLIER USING IMPROVED ADDER
by: Meenali Janveja, et al.
Published: (2017-04-01) -
DESIGN AND SOFTWARE CHARACTERIZATION OF FINFET BASED FULL ADDERS
by: Raju Hajare, et al.
Published: (2019-01-01) -
Ultra Low Power Adiabatic Logic Using Diode Connected DC Biased PFAL Logic
by: Akash Agrawal, et al.
Published: (2017-01-01) -
Analysis of Adiabatic Hybrid Full Adder and 32-Bit Adders for Portable Mobile Applications
by: T. Suguna, et al.
Published: (2020-04-01)