High Efficiency Ring-LWE Cryptoprocessor Using Shared Arithmetic Components

• Main Authors: Tuy Nguyen Tan, Tram Thi Bao Nguyen, Hanho Lee
• Format: Article
• Language: English
• Published: MDPI AG 2020-06-01
• Series: Electronics
• Subjects: cryptoprocessor; pipelined; multiple-path delay feedback; ring-LWE; shared arithmetic components
• Online Access: https://www.mdpi.com/2079-9292/9/7/1075

A high efficiency architecture for ring learning with errors (ring-LWE) cryptoprocessor using shared arithmetic components is presented in this paper. By applying a novel approach for sharing number theoretic transform (NTT) polynomial multiplier and polynomial adder in encryption and decryption operations, the total number of polynomial multipliers and polynomial adders used in the proposed ring-LWE cryptoprocessor are reduced. In addition, the processing time of NTT polynomial multiplier is speeded up by employing multiple-path delay feedback (MDF) architecture and deploying pipelined technique between all stages of NTT processes. As a result, the proposed architecture offers a great reduction in terms of the hardware complexity and computation latency compared with existing works. The implementation result for the proposed ring-LWE cryptoprocessor on Virtex-7 FPGA board using Xilinx VIVADO shows a significant decrease in the number of slices and LUTs compared with previous works. Moreover, the proposed ring-LWE cryptoprocessor offers higher throughput and efficiency than its predecessors.