A Low Power Pre-Setting Based Sub-Radix-2 Approximation for Multi-bit/cycle SAR ADCs
A pre-setting based sub-radix-2 approximation technique for multi-bit/cycle successive-approximation-register (SAR) analog to digital converters (ADCs) is proposed in this paper. The proposed approximation technique enhances the conversion speed and relieves the power hungry reference voltage buffer...
Main Authors: | Lei Qiu, Keping Wang, Chuanshi Yang, Yuanjin Zheng |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2020-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/9081957/ |
Similar Items
-
A study of SAR ADC and implementation of 10-bit asynchronous design
by: Kardonik, Olga
Published: (2013) -
Design and Implementation of a Digitally Compensated N-Bit C-xC SAR ADC Model : Optimization of an Eight-Bit C-xC SAR ADC
by: Hallström, Claes
Published: (2013) -
A Study of Successive Approximation Registers and Implementation of an Ultra-Low Power 10-bit SAR ADC in 65nm CMOS Technology
by: Hedayati, Raheleh
Published: (2011) -
An 18.39 fJ/Conversion-Step 1-MS/s 12-bit SAR ADC With Non-Binary Multiple-LSB-Redundant and Non-Integer-and-Split-Capacitor DAC
by: Hsuan-Lun Kuo, et al.
Published: (2021-01-01) -
High-Speed Testable Radix-2 N-Bit Signed-Digit Adder
by: Manjuladevi Rajendraprasad, Akshay
Published: (2019)