Design of Linear Systolic Arrays for Matrix Multiplication

• Main Authors: MILOVANOVIC, E. I., STOJCEV, M. K., MILOVANOVIC, I. Z., NIKOLIC, T. R.
• Format: Article
• Language: English
• Published: Stefan cel Mare University of Suceava 2014-02-01
• Series: Advances in Electrical and Computer Engineering
• Subjects: address generator units; linear systolic arrays; matrix multiplication
• Online Access: http://dx.doi.org/10.4316/AECE.2014.01006

This paper presents architecture for matrix multiplication optimized to be integrated as an accelerator unit to a host computer. Two linear systolic arrays with unidirectional data flow (ULSA), used as hardware accelerators, where synthesized in this paper. The solution proposed here is designed to accelerate both the computation and communication by employing hardware address generator units (AGUs). The proposed design has been implemented on Xilinx Spartan-2E and Virtex4 FPGAs. In order to evaluate performance of the proposed solution, we have introduced quantitative and qualitative performance criteria. For the ULSA with n processing elements (PEs), the speed-up is O(n/2). Average gain factor of hardware AGUs is about 2.7, with hardware overhead of 0.6% for 32-bit PEs.