A Novel Super Transistor-Based High-Performance CCII and Its Applications

In this paper a high-performance low-voltage low-power CMOS second-generation current conveyor (CCII) is presented. The proposed CCII is based on super transistor (ST) and enables low input impedance at X terminal and high output impedance at Z terminal. It also utilizes a novel power saving strateg...

Full description

Bibliographic Details
Main Authors: Leila Safari, Shahram Minaei
Format: Article
Language:English
Published: Kaunas University of Technology 2018-04-01
Series:Elektronika ir Elektrotechnika
Subjects:
Online Access:http://eejournal.ktu.lt/index.php/elt/article/view/17948
id doaj-5850dc9f3ce040ff8fba339aa301d1a2
record_format Article
spelling doaj-5850dc9f3ce040ff8fba339aa301d1a22020-11-25T02:05:21ZengKaunas University of TechnologyElektronika ir Elektrotechnika1392-12152029-57312018-04-01242505710.5755/j01.eie.24.2.1794817948A Novel Super Transistor-Based High-Performance CCII and Its ApplicationsLeila SafariShahram MinaeiIn this paper a high-performance low-voltage low-power CMOS second-generation current conveyor (CCII) is presented. The proposed CCII is based on super transistor (ST) and enables low input impedance at X terminal and high output impedance at Z terminal. It also utilizes a novel power saving strategy in which a single NMOS cascode current mirror conveys X terminal current to Z terminal, provides high impedance at Z terminal and reduces the X terminal impedance all together resulting in a low-power and compact structure. As another advantage, only NMOS transistors are used in processing voltage and current signals granting the proposed CCII high frequency operation. PMOS transistors are used only for biasing. However, the proposed CCII cannot provide infinite impedance at Y terminal. HSPICE simulations using 0.18 µm parameters and supply voltage of ±0.9 V confirms that the proposed CCII exhibits impedances of 0.155 Ω, 1.6 MΩ and 47 kΩ at X, Z and Y terminals, respectively. Voltage and current bandwidths are also 377 MHz and 159 MHz, respectively. Some of the applications of the proposed CCII are given. DOI: http://dx.doi.org/10.5755/j01.eie.24.2.17948http://eejournal.ktu.lt/index.php/elt/article/view/17948current-mode circuitsanalog integrated circuits.
collection DOAJ
language English
format Article
sources DOAJ
author Leila Safari
Shahram Minaei
spellingShingle Leila Safari
Shahram Minaei
A Novel Super Transistor-Based High-Performance CCII and Its Applications
Elektronika ir Elektrotechnika
current-mode circuits
analog integrated circuits.
author_facet Leila Safari
Shahram Minaei
author_sort Leila Safari
title A Novel Super Transistor-Based High-Performance CCII and Its Applications
title_short A Novel Super Transistor-Based High-Performance CCII and Its Applications
title_full A Novel Super Transistor-Based High-Performance CCII and Its Applications
title_fullStr A Novel Super Transistor-Based High-Performance CCII and Its Applications
title_full_unstemmed A Novel Super Transistor-Based High-Performance CCII and Its Applications
title_sort novel super transistor-based high-performance ccii and its applications
publisher Kaunas University of Technology
series Elektronika ir Elektrotechnika
issn 1392-1215
2029-5731
publishDate 2018-04-01
description In this paper a high-performance low-voltage low-power CMOS second-generation current conveyor (CCII) is presented. The proposed CCII is based on super transistor (ST) and enables low input impedance at X terminal and high output impedance at Z terminal. It also utilizes a novel power saving strategy in which a single NMOS cascode current mirror conveys X terminal current to Z terminal, provides high impedance at Z terminal and reduces the X terminal impedance all together resulting in a low-power and compact structure. As another advantage, only NMOS transistors are used in processing voltage and current signals granting the proposed CCII high frequency operation. PMOS transistors are used only for biasing. However, the proposed CCII cannot provide infinite impedance at Y terminal. HSPICE simulations using 0.18 µm parameters and supply voltage of ±0.9 V confirms that the proposed CCII exhibits impedances of 0.155 Ω, 1.6 MΩ and 47 kΩ at X, Z and Y terminals, respectively. Voltage and current bandwidths are also 377 MHz and 159 MHz, respectively. Some of the applications of the proposed CCII are given. DOI: http://dx.doi.org/10.5755/j01.eie.24.2.17948
topic current-mode circuits
analog integrated circuits.
url http://eejournal.ktu.lt/index.php/elt/article/view/17948
work_keys_str_mv AT leilasafari anovelsupertransistorbasedhighperformancecciianditsapplications
AT shahramminaei anovelsupertransistorbasedhighperformancecciianditsapplications
AT leilasafari novelsupertransistorbasedhighperformancecciianditsapplications
AT shahramminaei novelsupertransistorbasedhighperformancecciianditsapplications
_version_ 1724938450496389120