Stochastic Computing for Hardware Implementation of Binarized Neural Networks
Binarized neural networks, a recently discovered class of neural networks with minimal memory requirements and no reliance on multiplication, are a fantastic opportunity for the realization of compact and energy efficient inference hardware. However, such neural networks are generally not entirely b...
Main Authors: | Tifenn Hirtzlin, Bogdan Penkovsky, Marc Bocquet, Jacques-Olivier Klein, Jean-Michel Portal, Damien Querlioz |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2019-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/8731879/ |
Similar Items
-
Digital Biologically Plausible Implementation of Binarized Neural Networks With Differential Hafnium Oxide Resistive Memory Arrays
by: Tifenn Hirtzlin, et al.
Published: (2020-01-01) -
Synaptic metaplasticity in binarized neural networks
by: Axel Laborieux, et al.
Published: (2021-05-01) -
Binarized Encoder-Decoder Network and Binarized Deconvolution Engine for Semantic Segmentation
by: Hyunwoo Kim, et al.
Published: (2021-01-01) -
An Efficient Hardware Implementation of Residual Data Binarization in HEVC CABAC Encoder
by: Dinh-Lam Tran, et al.
Published: (2020-04-01) -
Binarization and Segmentation Framework for Sundanese Ancient Documents
by: Erick Paulus, et al.
Published: (2017-11-01)