Selective Code Duplication for Soft Error Protection on VLIW Architectures
Very Long Instruction Word, or VLIW, architectures have received much attention in specific-purpose applications such as scientific computation, digital signal processing, and even safety-critical systems. Several compilation techniques for VLIW architectures have been proposed in order to improve t...
Main Authors: | , , , |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2021-07-01
|
Series: | Electronics |
Subjects: | |
Online Access: | https://www.mdpi.com/2079-9292/10/15/1835 |
id |
doaj-6264b02bdeff4375833d8b5be8ff61e1 |
---|---|
record_format |
Article |
spelling |
doaj-6264b02bdeff4375833d8b5be8ff61e12021-08-06T15:21:18ZengMDPI AGElectronics2079-92922021-07-01101835183510.3390/electronics10151835Selective Code Duplication for Soft Error Protection on VLIW ArchitecturesYohan Ko0Soohwan Kim1Hyunchoong Kim2Kyoungwoo Lee3Division of Software, Yonsei University, Wonju 26493, Gangwon-do, KoreaDepartment of Computer Science, Yonsei University, Seoul 03722, KoreaDepartment of Computer Science, Yonsei University, Seoul 03722, KoreaDepartment of Computer Science, Yonsei University, Seoul 03722, KoreaVery Long Instruction Word, or VLIW, architectures have received much attention in specific-purpose applications such as scientific computation, digital signal processing, and even safety-critical systems. Several compilation techniques for VLIW architectures have been proposed in order to improve the performance, but there is a lack of research to improve reliability against soft errors. Instruction duplication techniques have been proposed by exploiting unused instruction slots (i.e., NOPs) in VLIW architectures. All the instructions cannot be replicated without additional code lines. Additional code lines are required to increase the number of duplicated instructions in VLIW architectures. Our experimental results show that 52% performance overhead as compared to unprotected source code when we duplicate all the instructions. This considerable performance overhead can be inapplicable for resource-constrained embedded systems so that we can limit the number of additional NOP instructions for selective protection. However, the previous static scheme duplicates instructions just in sequential order. In this work, we propose packing-oriented duplication to maximize the number of duplicated instructions within the same peroformance overhead bounds. Our packing-oriented approach can duplicate up to 18% more instructions within the same performance overheads compared to the previous static duplication techniques.https://www.mdpi.com/2079-9292/10/15/1835soft errorreliabilityVLIWfault-tolerance |
collection |
DOAJ |
language |
English |
format |
Article |
sources |
DOAJ |
author |
Yohan Ko Soohwan Kim Hyunchoong Kim Kyoungwoo Lee |
spellingShingle |
Yohan Ko Soohwan Kim Hyunchoong Kim Kyoungwoo Lee Selective Code Duplication for Soft Error Protection on VLIW Architectures Electronics soft error reliability VLIW fault-tolerance |
author_facet |
Yohan Ko Soohwan Kim Hyunchoong Kim Kyoungwoo Lee |
author_sort |
Yohan Ko |
title |
Selective Code Duplication for Soft Error Protection on VLIW Architectures |
title_short |
Selective Code Duplication for Soft Error Protection on VLIW Architectures |
title_full |
Selective Code Duplication for Soft Error Protection on VLIW Architectures |
title_fullStr |
Selective Code Duplication for Soft Error Protection on VLIW Architectures |
title_full_unstemmed |
Selective Code Duplication for Soft Error Protection on VLIW Architectures |
title_sort |
selective code duplication for soft error protection on vliw architectures |
publisher |
MDPI AG |
series |
Electronics |
issn |
2079-9292 |
publishDate |
2021-07-01 |
description |
Very Long Instruction Word, or VLIW, architectures have received much attention in specific-purpose applications such as scientific computation, digital signal processing, and even safety-critical systems. Several compilation techniques for VLIW architectures have been proposed in order to improve the performance, but there is a lack of research to improve reliability against soft errors. Instruction duplication techniques have been proposed by exploiting unused instruction slots (i.e., NOPs) in VLIW architectures. All the instructions cannot be replicated without additional code lines. Additional code lines are required to increase the number of duplicated instructions in VLIW architectures. Our experimental results show that 52% performance overhead as compared to unprotected source code when we duplicate all the instructions. This considerable performance overhead can be inapplicable for resource-constrained embedded systems so that we can limit the number of additional NOP instructions for selective protection. However, the previous static scheme duplicates instructions just in sequential order. In this work, we propose packing-oriented duplication to maximize the number of duplicated instructions within the same peroformance overhead bounds. Our packing-oriented approach can duplicate up to 18% more instructions within the same performance overheads compared to the previous static duplication techniques. |
topic |
soft error reliability VLIW fault-tolerance |
url |
https://www.mdpi.com/2079-9292/10/15/1835 |
work_keys_str_mv |
AT yohanko selectivecodeduplicationforsofterrorprotectiononvliwarchitectures AT soohwankim selectivecodeduplicationforsofterrorprotectiononvliwarchitectures AT hyunchoongkim selectivecodeduplicationforsofterrorprotectiononvliwarchitectures AT kyoungwoolee selectivecodeduplicationforsofterrorprotectiononvliwarchitectures |
_version_ |
1721218703942483968 |