Algorithm for matching physical and logical addressing in memory chips using laser sources
The paper presents the developed algorithm for correlating the physical and logical addressing in memory chips using laser radiation sources to determine the nature of failures in radiation tests. A variant of the hardware-software implementation of the algorithm is proposed, key software tools are...
Main Authors: | Viacheslav A. Chepov, Ivan I. Shvetsov-Shilovskiy, Sergey B. Shmakov |
---|---|
Format: | Article |
Language: | English |
Published: |
Moscow Engineering Physics Institute
2020-09-01
|
Series: | Bezopasnostʹ Informacionnyh Tehnologij |
Subjects: | |
Online Access: | https://bit.mephi.ru/index.php/bit/article/view/1291 |
Similar Items
-
Combination-Encoding Content-Addressable Memory With High Content Density
by: Guhyun Kim, et al.
Published: (2019-01-01) -
Comparison Elements on STG DICE cell for Content-Addressable Memory and Simulation of Single-Event Transients
by: V. Ya. Stenin, et al.
Published: (2017-06-01) -
Recognition Method of New Address Elements in Chinese Address Matching Based on Deep Learning
by: Hongwei Zhang, et al.
Published: (2020-12-01) -
On the Duration, Addressability, and Capacity of Memory-Augmented Recurrent Neural Networks
by: Zhibin Quan, et al.
Published: (2018-01-01) -
A Study on Flat-Address-Space Heterogeneous Memory Architectures
by: Islam, Mahzabeen
Published: (2019)