New Design of PI Regulator Circuit Based on Three-Terminal Memristors
Three-terminal memristors (MRs), extended from two-terminal ones, have been reported to have strong controllability and thus a wide application potential. In this paper, two three-terminal MR emulators are designed based on the junction gate field-effect transistor (JFET) and the operational amplifi...
Main Authors: | Zhenglong Xia, Zhi Zhou, Josep M. Guerrero, Qiang Zhao |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2019-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/8824111/ |
Similar Items
-
Takacs Model of Hysteresis in Mathematical Modeling of Memristors
by: S. Dautovic, et al.
Published: (2020-04-01) -
Analytical Computation of the Area of Pinched Hysteresis Loops of Ideal Mem-Elements
by: Z. Biolek, et al.
Published: (2013-04-01) -
Resistorless Memristor Emulator Using CFTA and Its Experimental Verification
by: Sagar Surendra Prasad, et al.
Published: (2021-01-01) -
Charged Controlled Mem-Element Emulator and Its Application in a Chaotic System
by: Pankaj Kumar Sharma, et al.
Published: (2020-01-01) -
Mem-Elements Emulator Design With Experimental Validation and Its Application
by: Niranjan Raj, et al.
Published: (2021-01-01)