Design and FPGA Implementation of a Novel Efficient FRM-Based Channelized Receiver Structure
The main application of the filter bank in radar signal processing is the wideband digital channelized receiver. In order to save hardware resources of the field programmable gate array (FPGA), the efficient channelized receiver structure using polyphase filter has been designed. However, when the n...
Main Authors: | Wenxu Zhang, Yushuang Yao, Zhongkai Zhao, Wentong Zhao, Junxi He |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2019-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/8801881/ |
Similar Items
-
A Flexible FPGA-Based Channel Emulator for Non-Stationary MIMO Fading Channels
by: Qiuming Zhu, et al.
Published: (2020-06-01) -
Runtime partial FPGA reconfiguration
by: Wood, Christopher Landon
Published: (2007) -
FPGA-based DOCSIS upstream demodulation
by: Berscheid, Brian Michael
Published: (2011) -
Implementing EW Receivers Based on Large Point Reconfigured FFT on FPGA Platforms
by: He Chen, et al.
Published: (2011-12-01) -
Fuzzy-based MPPT algorithm implementation on FPGA chip for multi-channel photovoltaic system
by: Abbes, H., et al.
Published: (2022)