Comparison of FPGA and Microcontroller Implementations of an Innovative Method for Error Magnitude Evaluation in Reed–Solomon Codes
Reed−Solomon (RS) codes are one of the most used solutions for error correction logic in data communications. RS decoders are composed of several blocks: among them, many efforts have been made to optimize the error magnitude evaluation module. This paper aims to assess the performance of...
Main Authors: | Valentina Bianchi, Marco Bassoli, Ilaria De Munari |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2020-01-01
|
Series: | Electronics |
Subjects: | |
Online Access: | https://www.mdpi.com/2079-9292/9/1/89 |
Similar Items
-
FPGA-based Implementation of a Streaming Decoder for Shortened Reed-Solomon Codes
by: S. V. Fedorov, et al.
Published: (2016-01-01) -
Energy Efficient Adaptive Reed-Solomon Decoding System
by: Allen, Jonathan D
Published: (2008) -
TELEMETRY ACQUISITION BOARD INCLUDING REED-SOLOMON FPGA DECODER FOR SPACE APPLICATIONS
by: Lassère, François, et al.
Published: (1999) -
Using the division algorithm to decode Reed-Solomon Codes
by: CHRISTINA banks-Turner, et al.
Published: (2015-06-01) -
Generic Reed Solomon Encorder
by: Petrus Mursanto
Published: (2006-11-01)