An FPGA-based cortical and thalamic silicon neuronal network
A DSSN model is a neuron model which is designed to be implemented efficiently by digital arithmetic circuit. In our previous study, we expanded this model to support the neuronal activities of several cortical and thalamic neurons; Regular spiking, fast spiking, intrinsically bursting and low-thres...
Main Authors: | Takuya Nanami, Takashi Kohno |
---|---|
Format: | Article |
Language: | English |
Published: |
Atlantis Press
2016-02-01
|
Series: | Journal of Robotics, Networking and Artificial Life (JRNAL) |
Subjects: | |
Online Access: | https://www.atlantis-press.com/article/25850511.pdf |
Similar Items
-
Simple cortical and thalamic neuron models for digital arithmetic circuit implementation
by: Takuya eNanami, et al.
Published: (2016-05-01) -
A parameter optimization method for Digital Spiking Silicon Neuron model
by: Takuya Nanami, et al.
Published: (2017-05-01) -
An FPGA-based silicon neuronal network with selectable excitability silicon neurons
by: Jing eLi, et al.
Published: (2012-12-01) -
Existence of slow waves in mutually inhibitory thalamic neuronal networks /
by: Jalics, Jozsi Z.
Published: (2002) -
Study of real-time biomimetic CPG on FPGA: behavior and evolution
by: Timothée Levi, et al.
Published: (2018-03-01)