Optimization design of binary VGG convolutional neural network accelerator
Most of the existing researches on accelerators of binary convolutional neural networks based on FPGA are aimed at small-scale image input, while the applications mainly take large-scale convolutional neural networks such as YOLO and VGG as backbone networks. The hardware of convolutional neural net...
Main Authors: | Zhang Xuxin, Zhang Jia, Li Xinzeng, Jin Jie |
---|---|
Format: | Article |
Language: | zho |
Published: |
National Computer System Engineering Research Institute of China
2021-02-01
|
Series: | Dianzi Jishu Yingyong |
Subjects: | |
Online Access: | http://www.chinaaet.com/article/3000128918 |
Similar Items
-
MODEL OF AUTOMATED SYNTHESIS TOOL FOR HARDWARE ACCELERATORS OF CONVOLUTIONAL NEURAL NETWORKS FOR PROGRAMMABLE LOGIC DEVICES
by: Victor A. Egiazarian, et al.
Published: (2020-08-01) -
RSNN: A Software/Hardware Co-Optimized Framework for Sparse Convolutional Neural Networks on FPGAs
by: Weijie You, et al.
Published: (2021-01-01) -
Design of FPGA Accelerator Architecture for Convolutional Neural Network
by: LI Bingjian, QIN Guoxuan, ZHU Shaojie, PEI Zhihui
Published: (2020-03-01) -
SoC FPGA Accelerated Sub-Optimized Binary Fully Convolutional Neural Network for Robotic Floor Region Segmentation
by: Chi-Chia Sun, et al.
Published: (2020-10-01) -
Hardware Acceleration of Deep Convolutional Neural Networks on FPGA
Published: (2018)