1.5 Gbit/s FPGA Implementation of a Fully-Parallel Turbo Decoder Designed for Mission-Critical Machine-Type Communication Applications
In wireless communication schemes, turbo codes facilitate near-capacity transmission throughputs by achieving reliable forward error correction. However, owing to the serial data dependencies imposed by the underlying logarithmic Bahl-Cocke-Jelinek-Raviv (Log-BCJR) algorithm, the limited processing...
Main Authors: | An Li, Peter Hailes, Robert G. Maunder, Bashir M. Al-Hashimi, Lajos Hanzo |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2016-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/7539551/ |
Similar Items
-
VLSI Implementation of Fully Parallel LTE Turbo Decoders
by: An Li, et al.
Published: (2016-01-01) -
Extrinsic Information Transfer Charts for Characterizing the Iterative Decoding Convergence of Fully Parallel Turbo Decoders
by: Hoang Anh Ngo, et al.
Published: (2015-01-01) -
Fully-Parallel Quantum Turbo Decoder
by: Zunaira Babar, et al.
Published: (2016-01-01) -
Fully Parallel Turbo Equalization for Wireless Communications
by: Hoang Anh Ngo, et al.
Published: (2015-01-01) -
Implementation of a Fully-Parallel Turbo Decoder on a General-Purpose Graphics Processing Unit
by: An Li, et al.
Published: (2016-01-01)