Hybrid Pipeline Hardware Architecture Based on Error Detection and Correction for AES
Currently, cryptographic algorithms are widely applied to communications systems to guarantee data security. For instance, in an emerging automotive environment where connectivity is a core part of autonomous and connected cars, it is essential to guarantee secure communications both inside and outs...
Main Authors: | Ignacio Algredo-Badillo, Kelsey A. Ramírez-Gutiérrez, Luis Alberto Morales-Rosales, Daniel Pacheco Bautista, Claudia Feregrino-Uribe |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2021-08-01
|
Series: | Sensors |
Subjects: | |
Online Access: | https://www.mdpi.com/1424-8220/21/16/5655 |
Similar Items
-
Joint Schemes for Physical Layer Security and Error Correction
by: Adamo, Oluwayomi Bamidele
Published: (2011) -
Soft Error Resistant Design of the AES Cipher Using SRAM-based FPGA
by: Ghaznavi, Solmaz
Published: (2011) -
Soft Error Resistant Design of the AES Cipher Using SRAM-based FPGA
by: Ghaznavi, Solmaz
Published: (2011) -
DIGITAL GAIN ERROR CORRECTION TECHNIQUE FOR 8-BIT PIPELINE ADC
by: javeed, khalid
Published: (2010) -
PSP: Parallel sub-pipelined architecture for high throughput AES on FPGA and ASIC
by: Rahimunnisa K., et al.
Published: (2013-12-01)