Separating VNF and Network Control for Hardware‐Acceleration of SDN/NFV Architecture
A hardware‐acceleration architecture that separates virtual network functions (VNFs) and network control (called HSN) is proposed to solve the mismatch between the simple flow steering requirements and strong packet processing abilities of software‐defined networking (SDN) forwarding elements (FEs)...
Main Authors: | , , , |
---|---|
Format: | Article |
Language: | English |
Published: |
Electronics and Telecommunications Research Institute (ETRI)
2017-08-01
|
Series: | ETRI Journal |
Subjects: | |
Online Access: | https://doi.org/10.4218/etrij.17.0117.0174 |
id |
doaj-801a7e3697084e76bfdf6d7df4c67821 |
---|---|
record_format |
Article |
spelling |
doaj-801a7e3697084e76bfdf6d7df4c678212020-11-25T03:15:41ZengElectronics and Telecommunications Research Institute (ETRI)ETRI Journal1225-64632233-73262017-08-0139452553410.4218/etrij.17.0117.017410.4218/etrij.17.0117.0174Separating VNF and Network Control for Hardware‐Acceleration of SDN/NFV ArchitectureTong DuanJulong LanYuxiang HuPenghao SunA hardware‐acceleration architecture that separates virtual network functions (VNFs) and network control (called HSN) is proposed to solve the mismatch between the simple flow steering requirements and strong packet processing abilities of software‐defined networking (SDN) forwarding elements (FEs) in SDN/network function virtualization (NFV) architecture, while improving the efficiency of NFV infrastructure and the performance of network‐intensive functions. HSN makes full use of FEs and accelerates VNFs through two mechanisms: (1) separation of traffic steering and packet processing in the FEs; (2) separation of SDN and NFV control in the FEs. Our HSN prototype, built on NetFPGA‐10G, demonstrates that the processing performance can be greatly improved with only a small modification of the traditional SDN/NFV architecture.https://doi.org/10.4218/etrij.17.0117.0174NFVSDNHardware‐accelerationNetwork function chainingNetFPGA |
collection |
DOAJ |
language |
English |
format |
Article |
sources |
DOAJ |
author |
Tong Duan Julong Lan Yuxiang Hu Penghao Sun |
spellingShingle |
Tong Duan Julong Lan Yuxiang Hu Penghao Sun Separating VNF and Network Control for Hardware‐Acceleration of SDN/NFV Architecture ETRI Journal NFV SDN Hardware‐acceleration Network function chaining NetFPGA |
author_facet |
Tong Duan Julong Lan Yuxiang Hu Penghao Sun |
author_sort |
Tong Duan |
title |
Separating VNF and Network Control for Hardware‐Acceleration of SDN/NFV Architecture |
title_short |
Separating VNF and Network Control for Hardware‐Acceleration of SDN/NFV Architecture |
title_full |
Separating VNF and Network Control for Hardware‐Acceleration of SDN/NFV Architecture |
title_fullStr |
Separating VNF and Network Control for Hardware‐Acceleration of SDN/NFV Architecture |
title_full_unstemmed |
Separating VNF and Network Control for Hardware‐Acceleration of SDN/NFV Architecture |
title_sort |
separating vnf and network control for hardware‐acceleration of sdn/nfv architecture |
publisher |
Electronics and Telecommunications Research Institute (ETRI) |
series |
ETRI Journal |
issn |
1225-6463 2233-7326 |
publishDate |
2017-08-01 |
description |
A hardware‐acceleration architecture that separates virtual network functions (VNFs) and network control (called HSN) is proposed to solve the mismatch between the simple flow steering requirements and strong packet processing abilities of software‐defined networking (SDN) forwarding elements (FEs) in SDN/network function virtualization (NFV) architecture, while improving the efficiency of NFV infrastructure and the performance of network‐intensive functions. HSN makes full use of FEs and accelerates VNFs through two mechanisms: (1) separation of traffic steering and packet processing in the FEs; (2) separation of SDN and NFV control in the FEs. Our HSN prototype, built on NetFPGA‐10G, demonstrates that the processing performance can be greatly improved with only a small modification of the traditional SDN/NFV architecture. |
topic |
NFV SDN Hardware‐acceleration Network function chaining NetFPGA |
url |
https://doi.org/10.4218/etrij.17.0117.0174 |
work_keys_str_mv |
AT tongduan separatingvnfandnetworkcontrolforhardwareaccelerationofsdnnfvarchitecture AT julonglan separatingvnfandnetworkcontrolforhardwareaccelerationofsdnnfvarchitecture AT yuxianghu separatingvnfandnetworkcontrolforhardwareaccelerationofsdnnfvarchitecture AT penghaosun separatingvnfandnetworkcontrolforhardwareaccelerationofsdnnfvarchitecture |
_version_ |
1724638171287781376 |