A low kickback fully differential dynamic comparator for pipeline analog‐to‐digital converters
This study presents a fully differential dynamic comparator with low kickback noise, an effect caused by voltage variations in the regeneration nodes of these types of circuit. Given their low power dissipation, dynamic comparators are key circuits in analog‐to‐digital converters (ADCs), especially...
Main Authors: | Jose‐Angel Diaz‐Madrid, Gines Domenech‐Asensi, Johann Hauer, Loreto Mateu |
---|---|
Format: | Article |
Language: | English |
Published: |
Wiley
2019-11-01
|
Series: | Engineering Reports |
Subjects: | |
Online Access: | https://doi.org/10.1002/eng2.12055 |
Similar Items
-
Design Techniques for High Speed Low Voltage and Low Power Non-Calibrated Pipeline Analog to Digital Converters
by: Assaad, Rida Shawky
Published: (2011) -
A 12-b 50Msample/s Pipeline Analog to Digital Converter
by: Carter, Nathan R
Published: (2000) -
A Cyclic Analog to Digital Converter for CMOS image sensors
by: Levski Dimitrov, Deyan
Published: (2014) -
A 16-b 10Msample/s Split-Interleaved Analog to Digital Converter
by: Croughwell, Rosamaria
Published: (2007) -
Low-cost testing of high-precision analog-to-digital converters
by: Kook, Se Hun
Published: (2011)