Design of all-digital phase-locked loop based on pipeline technology
In order to improve the system of full digital phase-locked loop speed, reduce the power consumption of the system, and at the same time improve the dynamic performance and steady-state performance of phase-locked system,this paper proposes a full digital phase-locked loop based on assembly line. Th...
Main Authors: | Tian Fan, Yang Mengwei, Shan Changhong |
---|---|
Format: | Article |
Language: | zho |
Published: |
National Computer System Engineering Research Institute of China
2019-04-01
|
Series: | Dianzi Jishu Yingyong |
Subjects: | |
Online Access: | http://www.chinaaet.com/article/3000100186 |
Similar Items
-
An all-digital phase-locked loop based on variable phase accumulator
by: Yang Mengwei, et al.
Published: (2019-08-01) -
High Performance Sub-Sampling Phase Detector based Ring-Oscillator Phase-Locked Loops
by: Nagam, Shravan Siddartha
Published: (2020) -
A methodology for modeling noise and spurious responses in phase-locked loops
by: Thain, Walter E.,
Published: (2007) -
Reference Spur Reduction Techniques for a Phase-Locked Loop
by: Han-Gon Ko, et al.
Published: (2019-01-01) -
Implementation of Face Recognition Algorithm on Fields Programmable Gate Array Card
by: Fatima Zohra Allam, et al.
Published: (2020-06-01)