DESIGN OF A HIGH-SPEED, RECONFIGURABLE, DIGITAL RANK ORDER FILTER
A new architecture to realize a modular, high-speed, reconfigurable, digital Rank Order Filter (ROF) is presented in this paper. A bit-level algorithm by Kar and Pradhan has been modified in this work to implement the proposed ROF. Using the proposed digital rank selection circuit it is possible...
Main Authors: | , , |
---|---|
Format: | Article |
Language: | English |
Published: |
IIUM Press, International Islamic University Malaysia
2010-09-01
|
Series: | International Islamic University Malaysia Engineering Journal |
Online Access: | http://journals.iium.edu.my/ejournal/index.php/iiumej/article/view/102 |
id |
doaj-8d7132a9cd1e4b7fbb3d70d3aebe90cc |
---|---|
record_format |
Article |
spelling |
doaj-8d7132a9cd1e4b7fbb3d70d3aebe90cc2020-11-25T03:26:28ZengIIUM Press, International Islamic University MalaysiaInternational Islamic University Malaysia Engineering Journal1511-788X2289-78602010-09-0110110.31436/iiumej.v10i1.102DESIGN OF A HIGH-SPEED, RECONFIGURABLE, DIGITAL RANK ORDER FILTERGeorge John ToscanoPran K. SahaA.H.M Zahirul AlamA new architecture to realize a modular, high-speed, reconfigurable, digital Rank Order Filter (ROF) is presented in this paper. A bit-level algorithm by Kar and Pradhan has been modified in this work to implement the proposed ROF. Using the proposed digital rank selection circuit it is possible to find the element of a certain rank in a given sequence of N elements in each window in M steps, where M is the number of bits used in binary representation for the elements of the sequence. The size of the proposed ROF increases only linearly with the number of samples in each window to be ranked. The proposed ROF is also modular in nature, which means function of each part of the ROF is well defined and so the circuit can be easily expandable for larger window size. The proposed ROF has been implemented in FPGA and post-fit simulation results are presented in this paper. HSPICE simulation of the proposed ROF is also done for 0.18um CMOS process. The simulation result shows that the circuit could be operated at a clock speed of 500 MHz.http://journals.iium.edu.my/ejournal/index.php/iiumej/article/view/102 |
collection |
DOAJ |
language |
English |
format |
Article |
sources |
DOAJ |
author |
George John Toscano Pran K. Saha A.H.M Zahirul Alam |
spellingShingle |
George John Toscano Pran K. Saha A.H.M Zahirul Alam DESIGN OF A HIGH-SPEED, RECONFIGURABLE, DIGITAL RANK ORDER FILTER International Islamic University Malaysia Engineering Journal |
author_facet |
George John Toscano Pran K. Saha A.H.M Zahirul Alam |
author_sort |
George John Toscano |
title |
DESIGN OF A HIGH-SPEED, RECONFIGURABLE, DIGITAL RANK ORDER FILTER |
title_short |
DESIGN OF A HIGH-SPEED, RECONFIGURABLE, DIGITAL RANK ORDER FILTER |
title_full |
DESIGN OF A HIGH-SPEED, RECONFIGURABLE, DIGITAL RANK ORDER FILTER |
title_fullStr |
DESIGN OF A HIGH-SPEED, RECONFIGURABLE, DIGITAL RANK ORDER FILTER |
title_full_unstemmed |
DESIGN OF A HIGH-SPEED, RECONFIGURABLE, DIGITAL RANK ORDER FILTER |
title_sort |
design of a high-speed, reconfigurable, digital rank order filter |
publisher |
IIUM Press, International Islamic University Malaysia |
series |
International Islamic University Malaysia Engineering Journal |
issn |
1511-788X 2289-7860 |
publishDate |
2010-09-01 |
description |
A new architecture to realize a modular, high-speed, reconfigurable, digital Rank Order Filter (ROF) is presented in this paper. A bit-level algorithm by Kar and Pradhan has been modified in this work to implement the proposed ROF. Using the proposed digital rank selection circuit it is possible to find the element of a certain rank in a given sequence of N elements in each window in M steps, where M is the number of bits used in binary representation for the elements of the sequence. The size of the proposed ROF increases only linearly with the number of samples in each window to be ranked. The proposed ROF is also modular in nature, which means function of each part of the ROF is well defined and so the circuit can be easily expandable for larger window size. The proposed ROF has been implemented in FPGA and post-fit simulation results are presented in this paper. HSPICE simulation of the proposed ROF is also done for 0.18um CMOS process. The simulation result shows that the circuit could be operated at a clock speed of 500 MHz. |
url |
http://journals.iium.edu.my/ejournal/index.php/iiumej/article/view/102 |
work_keys_str_mv |
AT georgejohntoscano designofahighspeedreconfigurabledigitalrankorderfilter AT pranksaha designofahighspeedreconfigurabledigitalrankorderfilter AT ahmzahirulalam designofahighspeedreconfigurabledigitalrankorderfilter |
_version_ |
1724592595658604544 |