Tight Evaluation of Real-Time Task Schedulability for Processor’s DVS and Nonvolatile Memory Allocation
A power-saving approach for real-time systems that combines processor voltage scaling and task placement in hybrid memory is presented. The proposed approach incorporates the task’s memory placement problem between the DRAM (dynamic random access memory) and NVRAM (nonvolatile random access memory)...
Main Authors: | Sunhwa A. Nam, Kyungwoon Cho, Hyokyung Bahn |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2019-06-01
|
Series: | Micromachines |
Subjects: | |
Online Access: | https://www.mdpi.com/2072-666X/10/6/371 |
Similar Items
-
Evolution-Based Real-Time Job Scheduling for Co-Optimizing Processor and Memory Power Savings
by: Hyokyung Bahn, et al.
Published: (2020-01-01) -
A Task Selection Based Power-aware Scheduling Algorithm for Applying DVS
by: Mori, Yuichiro, et al.
Published: (2009) -
Static Task Scheduling Algorithms Based on Greedy Heuristics for Battery-Powered DVS Systems
by: TAKADA, Hiroaki, et al.
Published: (2010) -
Nonvolatile Voltage Controlled Molecular Spin-State Switching for Memory Applications
by: Thilini K. Ekanayaka, et al.
Published: (2021-03-01) -
Recent Progress of Ferroelectric-Gate Field-Effect Transistors and Applications to Nonvolatile Logic and FeNAND Flash Memory
by: Mitsue Takahashi, et al.
Published: (2010-11-01)