Towards a Modular RISC-V Based Many-Core Architecture for FPGA Accelerators
Multi-/Many-core architectures are emerging as scalable, high-performance and energy-efficient computing platforms suitable for a variety of application domains from edge to cloud computing. Recently, the appearance of RISC-V open-source ISA creates new possibilities to develop customized computing...
Main Authors: | Ahmed Kamaleldin, Salma Hesham, Diana Gohringer |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2020-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/9164948/ |
Similar Items
-
PERFORMANCE EVALUATION OF A MULTI-CLOCK NoC ON FPGA
by: SWAMINATHAN, VIJAY
Published: (2007) -
Design and Implementation of a 256-Bit RISC-V-Based Dynamically Scheduled Very Long Instruction Word on FPGA
by: Nguyen My Qui, et al.
Published: (2020-01-01) -
Run-time scalable NoC for virtualized FPGA based accelerators as cloud services
by: Kidane, Hiliwi Leake
Published: (2018) -
ORGFX : a Wishbone compatible Graphics Accelerator for the OpenRISC processor
by: Lenander, Per, et al.
Published: (2012) -
Modélisation système d'une architecture d'interconnexion RF reconfigurable pour les many-cœurs
by: Brière, Alexandre
Published: (2017)