A Survey of Accelerator Architectures for Deep Neural Networks

A Survey of Accelerator Architectures for Deep Neural Networks

Recently, due to the availability of big data and the rapid growth of computing power, artificial intelligence (AI) has regained tremendous attention and investment. Machine learning (ML) approaches have been successfully applied to solve many problems in academia and in industry. Although the explo...

Full description

Bibliographic Details
Main Authors:	Yiran Chen, Yuan Xie, Linghao Song, Fan Chen, Tianqi Tang
Format:	Article
Language:	English
Published:	Elsevier 2020-03-01
Series:	Engineering
Online Access:	http://www.sciencedirect.com/science/article/pii/S2095809919306356

Similar Items

An Updated Survey of Efficient Hardware Architectures for Accelerating Deep Convolutional Neural Networks
by: Maurizio Capra, et al.
Published: (2020-07-01)

Architecture Design and Implementation of Deep Neural Network Hardware Accelerators
by: Pei-Hsuan Wu, et al.
Published: (2018)

Architecture Design of Energy-Efficient Reconfigurable Deep Convolutional Neural Network Accelerator
by: Yi-Kai Chen, et al.
Published: (2018)

Architecture design for highly flexible and energy-efficient deep neural network accelerators
by: Chen, Yu-Hsin, Ph. D. Massachusetts Institute of Technology
Published: (2018)

Design of Arithmetic Units for Deep Neural Network Accelerators
by: Yu-Zhang Chen, et al.
Published: (2018)

Design Exploration Methodology for Deep Convolutional Neural Network Accelerator
by: Chen, Chun-Chen, et al.
Published: (2018)

Survey of deployment locations and underlying hardware architectures for contemporary deep neural networks
by: Miloš Kotlar, et al.
Published: (2019-08-01)

NAAS: Neural Accelerator Architecture Search
by: Lin, Yujun, et al.
Published: (2022)

Energy-Efficient On-Chip Cache Architectures and Deep Neural Network Accelerators Considering the Cost of Data Movement
by: Xu, Hongjie
Published: (2021)

Hardware Architecture Design and Implementation of Deep Convolutional Neural Network Accelerator for Real-Time Object Detection
by: Chien-Wei Wu, et al.
Published: (2019)

Design of FPGA Accelerator Architecture for Convolutional Neural Network
by: LI Bingjian, QIN Guoxuan, ZHU Shaojie, PEI Zhihui
Published: (2020-03-01)

Hardware Acceleration of Deep Convolutional Neural Networks on FPGA
Published: (2018)

Deep Neural Network Acceleration With Sparse Prediction Layers
by: Zhongtian Yao, et al.
Published: (2020-01-01)

Using Dataflow to Optimize Energy Efficiency of Deep Neural Network Accelerators
by: Chen, Yu-Hsin, et al.
Published: (2021)

Acceleration of Object Detection Based on Deep Neural Networks
by: Jing-Fu Zhan, et al.
Published: (2018)

Eyeriss: An Energy-Efficient Reconfigurable Accelerator for Deep Convolutional Neural Networks
by: Chen, Yu-Hsin, et al.
Published: (2016)

Hardware and Software Optimizations for Accelerating Deep Neural Networks: Survey of Current Trends, Challenges, and the Road Ahead
by: Maurizio Capra, et al.
Published: (2020-01-01)

A Scalable System-on-Chip Acceleration for Deep Neural Networks
by: Faisal Shehzad, et al.
Published: (2021-01-01)

Design of A Flexible Accelerator for Deep Convolution Neural Networks
by: Cai, Pei Yun, et al.
Published: (2017)

Learning Compact Architectures for Deep Neural Networks
by: Srinivas, Suraj
Published: (2018)

Deep neural networks for natural language processing and its acceleration
by: Lin, Zhouhan
Published: (2020)

Acceleration of deep convolutional neural networks on multiprocessor system-on-chip
by: Reiche Myrgård, Martin
Published: (2019)

Implementation of hand gesture recognition with deep neural network and its hardware architecture design
by: Yuan-Chen Ho, et al.
Published: (2019)

A Resources-Efficient Configurable Accelerator for Deep Convolutional Neural Networks
by: Xianghong Hu, et al.
Published: (2019-01-01)

Survey of Deep Neural Networks Model Compression
by: GENG Lili, NIU Baoning
Published: (2020-09-01)

Energy-Efficient Acceleration of Deep Neural Networks on Realtime-Constrained Embedded Edge Devices
by: Bogil Kim, et al.
Published: (2020-01-01)

Benchmark Analysis of Representative Deep Neural Network Architectures
by: Simone Bianco, et al.
Published: (2018-01-01)

Objects Detection Based on Deep Learning with A Convolutional Neural Network Architecture
by: Chen, Huan-Chieh, et al.
Published: (2018)

Design Considerations for Efficient Deep Neural Networks on Processing-in-Memory Accelerators
Published: (2021)

Design Considerations for Efficient Deep Neural Networks on Processing-in-Memory Accelerators
by: Yang, Tien-Ju, et al.
Published: (2021)

VLSI Design and Implementation to Accelerate Deep Learning Convolution Neural Network
by: Cheng-Hsiang Yang, et al.
Published: (2019)

A Neural Network Model Compression Approach Based on Deep Feature Map Transfer
by: Zhibo Guo, et al.
Published: (2020-01-01)

Accelerating Neural Network Inference on FPGA-Based Platforms—A Survey
by: Ran Wu, et al.
Published: (2021-04-01)

Exploring Model Stability of Deep Neural Networks for Reliable RRAM-based In-Memory Acceleration
by: Beckmann, K., et al.
Published: (2022)

Accelerating Deep Neural Networks by Combining Block-Circulant Matrices and Low-Precision Weights
by: Zidi Qin, et al.
Published: (2019-01-01)

Short-Term Load Forecasting Based on Deep Learning Bidirectional LSTM Neural Network
by: Changchun Cai, et al.
Published: (2021-09-01)

Deep convolutional neural networks for cardiovascular vulnerable plaque detection
by: Li Lincan, et al.
Published: (2019-01-01)

Assessment of Electrocardiogram Rhythms by GoogLeNet Deep Neural Network Architecture
by: Jeong-Hwan Kim, et al.
Published: (2019-01-01)

Gait-Based Identification Using Deep Recurrent Neural Networks and Acceleration Patterns
by: Angel Peinado-Contreras, et al.
Published: (2020-12-01)

Automated optimization for memory‐efficient high‐performance deep neural network accelerators
by: HyunMi Kim, et al.
Published: (2020-07-01)

Cannot write session to /tmp/vufind_sessions/sess_6l47cgvb67b4jkf3qkv8kqgjcg