Area-Time Efficient Two-Dimensional Reconfigurable Integer DCT Architecture for HEVC
In this paper, we present area-time efficient reconfigurable architectures for the implementation of the integer discrete cosine transform (DCT), which supports all the transform lengths to be used in High Efficiency Video Coding (HEVC). We propose three 1D reconfigurable architectures that can be c...
Main Authors: | Pramod Kumar Meher, Siew-Kei Lam, Thambipillai Srikanthan, Dong Hwan Kim, Sang Yoon Park |
---|---|
Format: | Article |
Language: | English |
Published: |
MDPI AG
2021-03-01
|
Series: | Electronics |
Subjects: | |
Online Access: | https://www.mdpi.com/2079-9292/10/5/603 |
Similar Items
-
Performance engineering for HEVC transform and quantization kernel on GPUs
by: Mate Čobrnić, et al.
Published: (2020-07-01) -
Performance-efficient integration and programming approach of DCT accelerator for HEVC in MANGO platform
by: Igor Piljić, et al.
Published: (2019-04-01) -
Discrete Sine Transform-Based Interpolation Filter for Video Compression
by: MyungJun Kim, et al.
Published: (2017-11-01) -
Breakpoint Tuning in DCT-Based Nonlinear Layered Video Codecs
by: Cuenca Pedro, et al.
Published: (2004-01-01) -
Motion Compensation on DCT Domain
by: Liu KJ Ray, et al.
Published: (2001-01-01)