Difference-Equation-Based Digital Frequency Synthesizer
This paper presents a novel algorithm and architecture for digital frequency synthesis (DFS). It is based on a simple difference equation. Simulation results show that the proposed DFS algorithm is preferable to the conventional phase-locked-loop frequency synthesizer and the direct digital frequenc...
Main Authors: | , , , , |
---|---|
Format: | Article |
Language: | English |
Published: |
Hindawi Limited
2012-01-01
|
Series: | Mathematical Problems in Engineering |
Online Access: | http://dx.doi.org/10.1155/2012/784270 |
id |
doaj-aa2a23b66db541e3b799b50e3dcea5bc |
---|---|
record_format |
Article |
spelling |
doaj-aa2a23b66db541e3b799b50e3dcea5bc2020-11-24T23:04:16ZengHindawi LimitedMathematical Problems in Engineering1024-123X1563-51472012-01-01201210.1155/2012/784270784270Difference-Equation-Based Digital Frequency SynthesizerLu-Ting Ko0Jwu-E. Chen1Yaw-Shih Shieh2Hsi-Chin Hsin3Tze-Yun Sung4Department of Electrical Engineering, National Central University, Chungli 320-01, TaiwanDepartment of Electrical Engineering, National Central University, Chungli 320-01, TaiwanDepartment of Electronics Engineering, Chung Hua University, Hsinchu 300-12, TaiwanDepartment of Computer Science and Information Enginnering, National United University, Miaoli 360-03, TaiwanDepartment of Electronics Engineering, Chung Hua University, Hsinchu 300-12, TaiwanThis paper presents a novel algorithm and architecture for digital frequency synthesis (DFS). It is based on a simple difference equation. Simulation results show that the proposed DFS algorithm is preferable to the conventional phase-locked-loop frequency synthesizer and the direct digital frequency synthesizer in terms of the spurious-free dynamic range (SFDR) and the peak-signal-to-noise ratio (PSNR). Specifically, the results of SFDR and PSNR are more than 186.91 dBc and 127.74 dB, respectively. Moreover, an efficient DFS architecture for VLSI implementation is also proposed, which has the advantage of saving hardware cost and power consumption.http://dx.doi.org/10.1155/2012/784270 |
collection |
DOAJ |
language |
English |
format |
Article |
sources |
DOAJ |
author |
Lu-Ting Ko Jwu-E. Chen Yaw-Shih Shieh Hsi-Chin Hsin Tze-Yun Sung |
spellingShingle |
Lu-Ting Ko Jwu-E. Chen Yaw-Shih Shieh Hsi-Chin Hsin Tze-Yun Sung Difference-Equation-Based Digital Frequency Synthesizer Mathematical Problems in Engineering |
author_facet |
Lu-Ting Ko Jwu-E. Chen Yaw-Shih Shieh Hsi-Chin Hsin Tze-Yun Sung |
author_sort |
Lu-Ting Ko |
title |
Difference-Equation-Based Digital Frequency Synthesizer |
title_short |
Difference-Equation-Based Digital Frequency Synthesizer |
title_full |
Difference-Equation-Based Digital Frequency Synthesizer |
title_fullStr |
Difference-Equation-Based Digital Frequency Synthesizer |
title_full_unstemmed |
Difference-Equation-Based Digital Frequency Synthesizer |
title_sort |
difference-equation-based digital frequency synthesizer |
publisher |
Hindawi Limited |
series |
Mathematical Problems in Engineering |
issn |
1024-123X 1563-5147 |
publishDate |
2012-01-01 |
description |
This paper presents a novel algorithm and architecture for digital frequency synthesis (DFS). It is based on a simple difference equation. Simulation results show that the proposed DFS algorithm is preferable to the conventional phase-locked-loop frequency synthesizer and the direct digital frequency synthesizer in terms of the spurious-free dynamic range (SFDR) and the peak-signal-to-noise ratio (PSNR). Specifically, the results of SFDR and PSNR are more than 186.91 dBc and 127.74 dB, respectively. Moreover, an efficient DFS architecture for VLSI implementation is also proposed, which has the advantage of saving hardware cost and power consumption. |
url |
http://dx.doi.org/10.1155/2012/784270 |
work_keys_str_mv |
AT lutingko differenceequationbaseddigitalfrequencysynthesizer AT jwuechen differenceequationbaseddigitalfrequencysynthesizer AT yawshihshieh differenceequationbaseddigitalfrequencysynthesizer AT hsichinhsin differenceequationbaseddigitalfrequencysynthesizer AT tzeyunsung differenceequationbaseddigitalfrequencysynthesizer |
_version_ |
1725631576365072384 |