MsBV: A Memory Compression Scheme for Bit-Vector-Based Classification Lookup Tables
Packet classification is widely used in Software-Defined Networking (SDN). At present, packet classification is mainly implemented by software, such as OpenvSwitch, which has the disadvantage of low performance. On the Field Programmable Gate Array (FPGA) platform, FPGA has the advantages of reconfi...
Main Authors: | Zilin Shi, Hui Yang, Junnan Li, Chenglong Li, Tao Li, Baosheng Wang |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2020-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/9006813/ |
Similar Items
-
Memory Optimization for Bit-Vector-Based Packet Classification on FPGA
by: Chenglong Li, et al.
Published: (2019-10-01) -
Technology mapping of heterogeneous lookup table based field programmable gate arrays
by: Inuani, Maurice Kilavuka
Published: (1998) -
Enabling Packet Classification with Low Update Latency for SDN Switch on FPGA
by: Chenglong Li, et al.
Published: (2020-04-01) -
Various anti-fuse structures for field programmable gate arrays and programmable read-only memories
by: V. A. Petrovich, et al.
Published: (2019-06-01) -
Throughput Performance of CDMA Slotted ALOHA Systems Based on Average Packet Success Probability Considering Bit-to-Bit Dependence
by: Saito, Masato, et al.
Published: (2001)