Design and Implementation of CPU & FPGA Co-Design Tester for SDN Switches

Design and Implementation of CPU & FPGA Co-Design Tester for SDN Switches

The southbound protocol of Software Defined Networking (SDN) enables the direct access into SDN switches which accelerates the innovation and deployment of network functions in the data plane. Correspondingly, SDN switches that support the new southbound protocol and provide high performance are dev...

Full description

Bibliographic Details
Main Authors:	Yue Jiang, Hongyi Chen, Xiangrui Yang, Zhigang Sun, Wei Quan
Format:	Article
Language:	English
Published:	MDPI AG 2019-08-01
Series:	Electronics
Subjects:	SDN switch testing tool CPU &amp FPGA co-design reconfigurable pipeline
Online Access:	https://www.mdpi.com/2079-9292/8/9/950

Similar Items

Enabling Packet Classification with Low Update Latency for SDN Switch on FPGA
by: Chenglong Li, et al.
Published: (2020-04-01)

DrawerPipe: A Reconfigurable Pipeline for Network Processing on FPGA-Based SmartNIC
by: Junnan Li, et al.
Published: (2019-12-01)

HEURISTICS AND EXPERIMENTAL DESIGN FOR FPGA ROUTING ALGORITHMS
by: GAO, LI
Published: (2001)

OpenCL Framework for a CPU, GPU, and FPGA Platform
by: Ahmed, Taneem
Published: (2011)

OpenCL Framework for a CPU, GPU, and FPGA Platform
by: Ahmed, Taneem
Published: (2011)

Method and implementation of multi-channel correlation in the hybrid CPU+FPGA system
by: Leonov, Maxim
Published: (2009)

Implementering av en mjuk CPU i FPGA
by: Nordmark, Daniel
Published: (2012)

Suitability of FPGA-based computing for cyber-physical systems
by: Lauzon, Thomas Charles
Published: (2010)

Performance Analysis of kNN on large datasets using CUDA & Pthreads : Comparing between CPU & GPU
by: Kankatala, Sriram
Published: (2015)

An Improved Switch Migration Decision Algorithm for SDN Load Balancing
by: Oladipupo Adekoya, et al.
Published: (2020-01-01)

Improved Abstractions and Turnaround Time for FPGA Design Validation and Debug
by: Iskander, Yousef Shafik
Published: (2014)

Testing and analysis SDN technology
by: Taher Abdullah
Published: (2014-10-01)

An Integrated Approach and Tool Support for the Design of FPGA-Based Multi-Grain Reconfigurable Systems
by: Rafael Zamacola, et al.
Published: (2020-01-01)

FPGA Design and Implementation of a Rangefinder
by: ALBU Răzvan-Daniel, et al.
Published: (2017-10-01)

SIMULADOR DE UCP COM SUPORTE À MEMÓRIA CACHE E PIPELINE
by: Artur Jordão Lima Correia, et al.
Published: (2014-10-01)

Implementation of Logic Fault Tolerance on a Dynamically Reconfigurable FPGA
by: Jayarama, Kiran
Published: (2016)

Design et implémentation sur FPGA d'un algorithme DES
by: Amoud, Mohamed
Published: (2012)

Design et implémentation sur FPGA d'un algorithme DES
by: Amoud, Mohamed
Published: (2012)

Dynamic Partial Reconfigurable FPGA
by: Zhou, Ruoxing
Published: (2011)

NovaCORE vFPGA: Virtualisation and Immediate Reconfiguration
by: PERINA, A. B., et al.
Published: (2017-12-01)

A Hardware and Software Task-Scheduling Framework Based on CPU+FPGA Heterogeneous Architecture in Edge Computing
by: Zongwei Zhu, et al.
Published: (2019-01-01)

Evaluation of partial reconfiguration for FPGA debugging
by: Siverskog, Jacob
Published: (2010)

SDN OpenFlow Switch上效能評測
by: 蔡明志, et al.

FPGA-based High-Performance Collision Detection: An Enabling Technique for Image-Guided Robotic Surgery
by: Zhaorui Zhang, et al.
Published: (2016-08-01)

Framework for a Context-Switching Run-Time Reconfigurable System
by: Lehn, David Ilan
Published: (2014)

Wykorzystanie CPU i GPU do obliczeń w Matlabie
by: Jarosław Woźniak
Published: (2019-03-01)

A Dynamic Reconfigurable Architecture for Hybrid Spiking and Convolutional FPGA-Based Neural Network Designs
by: Hasan Irmak, et al.
Published: (2021-08-01)

Portning och utökning av processor för ASIC och FPGA
by: Olsson, Martin
Published: (2009)

MODEL OF FUNCTIONING OF TELECOMMUNICATION EQUIPMENT FOR SOFTWARE-CONFIGURATED NETWORKS
by: Konstantin E. Samouylov, et al.
Published: (2018-03-01)

Separating VNF and Network Control for Hardware‐Acceleration of SDN/NFV Architecture
by: Tong Duan, et al.
Published: (2017-08-01)

Design and Implementation of an FPGA-based Partially Reconfigurable Network Controller
by: Chaubal, Aditya Prakash
Published: (2011)

Performance Analysis of kNN Query Processing on large datasets using CUDA & Pthreads : comparing between CPU & GPU
by: Kalakuntla, Preetham
Published: (2017)

An FPGA-based Run-time Reconfigurable 2-D Discrete Wavelet Transform Core
by: Ballagh, Jonathan Bartlett
Published: (2014)

Testing of floodlight controller with Mininet in SDN topology
by: Taher Abdullah
Published: (2014-12-01)

Design and implementation of multiplex acquisition and switching system based on FPGA and TCP/IP
by: Wang Wei, et al.
Published: (2019-06-01)

Transparent Control Flow Transfer between CPU and Accelerators for HPC
by: Daniel Granhão, et al.
Published: (2021-02-01)

Two novel cache management mechanisms on CPU-GPU heterogeneous processors
by: Huijing Yang, et al.
Published: (2021-06-01)

Dynamic Module Library Generation for FPGA-based Run-Time Reconfigurable Systems
by: Bowen, John Kipp
Published: (2014)

FPGA IMPLEMENTATION OF LSB-MR BASED STEGANOGRAPHY ALGORITHMS
by: K. Nandhini, et al.
Published: (2018-04-01)

Joint QoS and Congestion Control Based on Traffic Prediction in SDN
by: Mohammad Mahdi Tajiki, et al.
Published: (2017-12-01)