Novel 10-nm Gate Length MoS<sub>2</sub> Transistor Fabricated on Si Fin Substrate
To allow the use of molybdenum disulfide (MoS<sub>2</sub>) in mainstream Si CMOS manufacturing processes for improved future scaling, a novel MoS<sub>2</sub> transistor with a 10-nm physical gate length created using a p-type doped Si fin as the back-gate electrode is present...
Main Authors: | Yu Pan, Huaxiang Yin, Kailiang Huang, Zhaohao Zhang, Qingzhu Zhang, Kunpeng Jia, Zhenhua Wu, Kun Luo, Jiahan Yu, Junfeng Li, Wenwu Wang, Tianchun Ye |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2019-01-01
|
Series: | IEEE Journal of the Electron Devices Society |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/8686079/ |
Similar Items
-
Estudo de transistores de porta tripla (FinFETs) de silício e de germânio.
by: Alberto Vinicius de Oliveira
Published: (2016) -
Estudo de transistores de porta tripla (FinFETs) de silício e de germânio.
by: Oliveira, Alberto Vinicius de
Published: (2016) -
Etude des phénomènes de transport de porteurs et du bruit basse fréquence en fonction de la température dans les transistors FinFET et GAA NWFET sub-10 nm
by: Boudier, Dimitri
Published: (2018) -
Analysis of Threshold Voltage Flexibility in Ultrathin-BOX SOI FinFETs
by: Kazuhiko Endo, et al.
Published: (2014-05-01) -
Low Ge Content Ultra-Thin Fin Width (5nm) Monocrystalline SiGe n-Type FinFET With Low Off State Leakage and High I<sub>ON</sub>/I<sub>OFF</sub> Ratio
by: Chong-Jhe Sun, et al.
Published: (2020-01-01)